Sphere-based topology for networks-on-chip
暂无分享,去创建一个
Reza Sabbaghi-Nadooshan | Hossein Doroud | Mahsa Ghorbanian | R. Sabbaghi‐Nadooshan | Hossein Doroud | M. Ghorbanian
[1] William J. Dally,et al. Express Cubes: Improving the Performance of k-Ary n-Cube Interconnection Networks , 1989, IEEE Trans. Computers.
[2] Onur Mutlu,et al. Express Cube Topologies for on-Chip Interconnects , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.
[3] William J. Dally,et al. Flattened Butterfly Topology for On-Chip Networks , 2007, IEEE Comput. Archit. Lett..
[4] Axel Jantsch,et al. Network on Chip , 2002 .
[5] Hamid Sarbazi-Azad,et al. XMulator: A Listener-Based Integrated Simulation Platform for Interconnection Networks , 2007, First Asia International Conference on Modelling & Simulation (AMS'07).
[6] Partha Pratim Pande,et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.
[7] Radu Marculescu,et al. Application-specific network-on-chip architecture customization via long-range link insertion , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[8] Radu Marculescu,et al. Energy- and Performance-Aware Mapping for , 2005 .
[9] Sudhakar Yalamanchili,et al. Interconnection Networks , 2011, Encyclopedia of Parallel Computing.
[10] Radu Marculescu,et al. Key research problems in NoC design: a holistic perspective , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).
[11] Tobias Bjerregaard,et al. A survey of research and practices of Network-on-chip , 2006, CSUR.
[12] Hamid Sarbazi-Azad,et al. Multispanning Tree Zone-Ordered Label-Based Routing Algorithms for Irregular Networks , 2011, IEEE Transactions on Parallel and Distributed Systems.