High Performance Latch Design for Portable Application

In recent years, low power design has become one of the main focuses of digital VLSI circuits. As technology scales, leakage currents in contemporary CMOS logic have become one of the main power consumers. Contrary to conventional methods for power reduction, where efforts are taken to reduce subthreshold leakage, operation of digital circuits in the subthreshold region utilizes this current to minimize power consumption in low-frequency systems. This research paper proposes novel design of 8-transistor latch. The design performance is evaluated by comparing it with the conventional design of the latch. The simulation results are analyzed at 65nm and 45nm technology to show the technology independence of the design. The proposed design of latch is better suitable for the low power VLSI applications. KeywordsLevel converting Flip Flop, Portable Applications, Latch, Sub-threshold Region, Low Power applications.

[1]  Christian Piguet,et al.  Low-Power Electronics Design , 2004 .

[2]  Hai Zhou,et al.  Statistical timing verification for transparently latched circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[4]  Anantha Chandrakasan,et al.  Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.

[5]  Yu Hen Hu,et al.  Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining , 2004, Proceedings. 41st Design Automation Conference, 2004..

[6]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[7]  Andreas Peter Burg,et al.  Benchmarking of Standard-Cell Based Memories in the Sub-$V_{\rm T}$ Domain in 65-nm CMOS Technology , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[8]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[9]  Gary K. Yeap,et al.  Practical Low Power Digital VLSI Design , 1997 .

[10]  Kwang-Ting Cheng,et al.  Static statistical timing analysis for latch-based pipeline designs , 2004, ICCAD 2004.

[11]  Kaushik Roy,et al.  Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Vladimir Stojanovic,et al.  Comparative analysis of latches and flip-flops for high-performance systems , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).