Multi-chip module technology

Multi-Chip Modules (MCMs) are typically composed of complex devices mounted into single dense packages. Most MCMs today are used either in high performance systems, including mainframes and telecommunication equipment, or are placed in miniaturization driven applications, such as portable computers, consumer products, and personal communicators. Complex parallel processing products based on neural networks are natural candidates for the MCM technology. As is the case with any state-of-the-art solution adopters, MCM technology users must become familiar with multi-disciplinary aspects of this technology. This paper introduces today's MCM technology, and analyzes a number of these aspects, emphasizing on fundamentals of MCM manufacturing.

[1]  Philip D. Wasserman,et al.  Neural computing - theory and practice , 1989 .

[2]  D. C. Keezer.  Bare die testing and MCM probing techniques , 1992, Proceedings 1992 IEEE Multi-Chip Module Conference MCMC-92.

[3]  David Carey,et al.  Consortia for Known Good Die (KGD), phase 1 , 1994 .

[4]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[5]  Barbara Vasquez,et al.  Known-good-die technologies on the horizon , 1994, Proceedings of IEEE VLSI Test Symposium.

[6]  Michael A. Zimmerman.  The technology of molded multichip modules , 1993, AT&T Technical Journal.

[7]  Joel A. Jorgenson,et al.  Analyzing the design-for-test techniques in a multiple substrate MCM , 1994, Proceedings of IEEE VLSI Test Symposium.

[8]  Lynn Roszel.  MCM foundry test methodology and implementation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[9]  Yervant Zorian,et al.  Built-in self-test for digital integrated circuits , 1994, AT&T Technical Journal.

[10]  Robert J. Wojnarowski,et al.  Bare chip test techniques for multichip modules , 1990, 40th Conference Proceedings on Electronic Components and Technology.

[11]  Y. Zorian.  A structured testability approach for multi-chip modules based on BIST and boundary-scan , 1994 .

[12]  Yervant Zorian.  A universal testability strategy for multi-chip modules based on BIST and boundary-scan , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[13]  Thomas M. Storey,et al.  A test methodology for VLSI chips on silicon , 1993, Proceedings of IEEE International Test Conference - (ITC).

[14]  A. Flint.  Testing multichip modules , 1994, IEEE Spectrum.

[15]  Wojciech Maly,et al.  Are there any alternatives to "known good die" ? /spl lsqb/MCMs/spl rsqb/ , 1994, Proceedings of IEEE Multi-Chip Module Conference (MCMC-94).

[16]  Kenneth E. Posse.  A DESIGN-FOR-TESTABILITY ARCHITECTURE FOR MULTICHIP MODULES , 1991, 1991, Proceedings. International Test Conference.

[17]  Reinhold Dipl.-Ing. Schmitt,et al.  Electron-beam MCM testing and probing , 1994 .