Area efficient LDPC decoder design for parallel layered decoding
暂无分享,去创建一个
Yuan Yao | Junyan Ren | Fan Ye | Fan Ye | Junyan Ren | Yuan Yao
[1] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[2] Frank Kienle,et al. A Synthesizable IP Core for WIMAX 802.16E LDPC Code Decoding , 2006, 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications.
[3] Zhongfeng Wang,et al. A High-Throughput LDPC Decoder Architecture With Rate Compatibility , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Shyh-Jye Jou,et al. Design of a Multimode QC-LDPC Decoder Based on Shift-Routing Network , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] D.E. Hocevar,et al. A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..
[6] Shyh-Jye Jou,et al. An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications , 2008, IEEE Journal of Solid-State Circuits.
[7] Kai Zhang,et al. High-throughput layered decoder implementation for quasi-cyclic LDPC codes , 2009, IEEE Journal on Selected Areas in Communications.