Efficient Realization of Parity Prediction Functions in FPGAs

In this paper, we propose an AND/XOR-based technology mapping method for efficient realization of parity prediction functions in field programmable gate arrays (FPGAs). Due to the fixed size of the programmable blocks in an FPGA, decomposing a circuit into sub-circuits with appropriate number of inputs can achieve an excellent implementation efficiency. Specifically, the proposed technology mapping method is based on Davio expansion theorem. The AND/XOR nature of the proposed method allows it to operate on XOR intensive circuits, such as parity prediction functions, efficiently. We conduct experiments using the parity prediction functions with respect to MCNC benchmark circuits. With the proposed approach, the number of configurable logic blocks (CLBs) is reduced by 67.6% (compared to speed-optimized results) and 57.7% (compared to area-optimized results), respectively. The total equivalent gate counts are reduced by 65.5%, maximum combinational path delay is reduced by 56.7%, and maximum net delay is reduced by 80.5% compared to conventional methods.

[1]  Fabrizio Lombardi,et al.  Testing configurable LUT-based FPGA's , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Jason Cong,et al.  Boolean matching for complex PLBs in LUT-based FPGAs with application to architecture evaluation , 1998, FPGA '98.

[3]  Rajani Cuddapah,et al.  Reconfigurable Logic for Fault-Tolerance , 1995, FPL.

[4]  Nur A. Touba,et al.  Logic synthesis of multilevel circuits with concurrent error detection , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Shimon Even,et al.  On Minimal Modulo 2 Sums of Products for Switching Functions , 1967, IEEE Trans. Electron. Comput..

[6]  Tsutomu Sasao,et al.  Logic Synthesis and Optimization , 1997 .

[7]  Charles E. Stroud,et al.  Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[8]  Jason Cong,et al.  Combinational logic synthesis for LUT based field programmable gate arrays , 1996, TODE.

[9]  Marek A. Perkowski,et al.  A fast algorithm to minimize multi-output mixed-polarity generalized Reed-Muller forms , 1988, DAC '88.

[10]  Shantanu Dutt,et al.  Methodologies for Tolerating Cell and Interconnect Faults in FPGAs , 1998, IEEE Trans. Computers.

[11]  Tsutomu Sasao,et al.  On the complexity of mod-2l sum PLA's , 1990 .

[12]  Eiji Fujiwara,et al.  Reliable logic circuits with byte error control codes-a feasibility study , 1996, Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[13]  Donatella Sciuto,et al.  A novel methodology for designing TSC networks based on the parity bit code , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[14]  S. D'Angelo,et al.  Efficient Parity Prediction in FPGA , 2001 .

[15]  Seok-Bum Ko,et al.  Efficient Decomposition Techniques for FPGAs , 2002, HiPC.