Smart hill climbing for agile dynamic mapping in many-core systems
暂无分享,去创建一个
Pasi Liljeberg | Masoud Daneshtalab | Juha Plosila | Mohammad Fattah | P. Liljeberg | J. Plosila | M. Daneshtalab | Mohammad Fattah
[1] David P. Dobkin,et al. Searching for empty convex polygons , 2005, Algorithmica.
[2] Radu Marculescu,et al. Contention-aware application mapping for Network-on-Chip communication architectures , 2008, 2008 IEEE International Conference on Computer Design.
[3] Jürgen Teich,et al. Dynamic decentralized mapping of tree-structured applications on NoC architectures , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.
[4] Natalie D. Enright Jerger,et al. DBAR: An efficient routing algorithm to support multiple concurrent applications in networks-on-chip , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).
[5] Santo Fortunato,et al. Community detection in graphs , 2009, ArXiv.
[6] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[7] Mohammad Hosseinabady,et al. Run-time stochastic task mapping on a large scale network-on-chip with dynamically reconfigurable tiles , 2012, IET Comput. Digit. Tech..
[8] Fernando Gehm Moraes,et al. Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs , 2007, 18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP '07).
[9] William J. Dally,et al. Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.
[10] Hannu Tenhunen,et al. HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.
[11] Peter Norvig,et al. Artificial Intelligence: A Modern Approach , 1995 .
[12] Hamid Sarbazi-Azad,et al. Supporting non-contiguous processor allocation in mesh-based CMPs using virtual point-to-point links , 2011, 2011 Design, Automation & Test in Europe.
[13] Timothy Mattson,et al. A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[14] Wolfgang Schröder-Preikschat,et al. DistRM: Distributed resource management for on-chip many-core systems , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[15] Hamid Sarbazi-Azad,et al. Supporting non-contiguous processor allocation in mesh-based chip multiprocessors using virtual point-to-point links , 2012, IET Comput. Digit. Tech..
[16] Kees G. W. Goossens,et al. Congestion-Controlled Best-Effort Communication for Networks-on-Chip , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[17] E. Demaine,et al. What is the optimal shape of a city , 2004 .
[18] Cui-Qing Yang,et al. A taxonomy for congestion control algorithms in packet switching networks , 1995, IEEE Netw..
[19] Fernando Gehm Moraes,et al. Dynamic Task Mapping for MPSoCs , 2010, IEEE Design & Test of Computers.
[20] Radu Marculescu,et al. Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[21] L. Benini,et al. Analysis of power consumption on switch fabrics in network routers , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[22] Pasi Liljeberg,et al. CoNA: Dynamic application mapping for congestion reduction in many-core systems , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).