Energy-efficiency in presence of deep submicron noise

The article presents: 1) lower bounds on energy consumption of noisy digital gates and 2) the concept of noise tolerance via coding for achieving energy efficiency in the presence of noise. A discrete channel model for noisy digital logic in deep submicron technology that captures the manifestation of circuit noise is presented. The lower bounds are derived via an information-theoretic approach whereby a VLSI architecture implemented in a certain technology is viewed as a channel with information transfer capacity C (in bits/sec). A computing application is shown to require a minimum information transfer rate R (also in bits/sec). Lower bounds are obtained by employing the information theoretic constraint C>R. This constraint ensures reliability of computation though in an asymptotic sense. Lower bounds on transition activity at the output of noisy logic gates are also obtained using this constraint. Past work (for noiseless bus coding) is shown to fall out as a special case. In addition, lower bounds on energy dissipation is computed by solving an optimization problem where the objective function is the energy subject to the constraint of C>R. A surprising result is that in a scenario where capacitive component of power dissipation dominates: the voltage for minimum energy is greater than the minimum voltage for reliable operation. For an off-chip I/O signaling example, we show that the lower bounds are a factor of 24/spl times/ below present day systems and that a very simple Hamming code can reduce the energy consumption by a factor of 3/spl times/. This indicates the potential of noise tolerance in achieving low energy operation in the presence of noise.

[1]  T. Jung,et al.  A 640 MB/s bi-directional data strobed, double-data-rate SDRAM with a 40 mW DLL circuit for a 256 MB memory system , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[2]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[3]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.

[4]  L. Gal,et al.  On-chip cross talk-the new signal integrity challenge , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[5]  Rolf Landauer,et al.  Dissipation and noise immunity in computation and communication , 1988, Nature.

[6]  James D. Meindl,et al.  Low power microelectronics: retrospect and prospect , 1995, Proc. IEEE.

[7]  Bruce E. Hajek,et al.  On the maximum tolerable noise for reliable computation by formulas , 1991, IEEE Trans. Inf. Theory.

[8]  B. M. Gordon,et al.  Supply and threshold voltage scaling for low power CMOS , 1997, IEEE J. Solid State Circuits.

[9]  Naresh R. Shanbhag,et al.  Lower bounds on energy dissipation and noise-tolerance for deep submicron VLSI , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[10]  Nicholas Pippenger,et al.  Reliable computation by formulas in the presence of noise , 1988, IEEE Trans. Inf. Theory.

[11]  Kurt Keutzer,et al.  On average power dissipation and random pattern testability of CMOS combinational logic networks , 1992, ICCAD.

[12]  Dhiraj K. Pradhan,et al.  Error-Control Techniques for Logic Processors , 1972, IEEE Transactions on Computers.

[13]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[14]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[15]  W. W. Peterson,et al.  On Codes for Checking Logical Operations , 1959, IBM J. Res. Dev..

[16]  Naresh R Shanbhag,et al.  Achievable bounds on signal transition activity , 1997, ICCAD 1997.

[17]  Naresh R. Shanbhag,et al.  Noise-tolerant dynamic circuit design , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[18]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[19]  Claude E. Shannon,et al.  A Mathematical Theory of Communications , 1948 .

[20]  R. Marculescu,et al.  Information theoretic measures for power analysis : Low power design , 1996 .

[21]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[22]  Shu Lin,et al.  Error control coding : fundamentals and applications , 1983 .

[23]  Mohamed I. Elmasry,et al.  Power dissipation analysis and optimization of deep submicron CMOS digital circuits , 1996, IEEE J. Solid State Circuits.

[24]  K. L. Shepard,et al.  Noise in deep submicron digital design , 1996, ICCAD 1996.

[25]  Anirudh Devgan.  Efficient coupled noise estimation for on-chip interconnects , 1997, ICCAD 1997.

[26]  Naresh R. Shanbhag,et al.  A Mathematical Basis For Power-Reduction In Digital VLSI Systems , 1997 .

[27]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[28]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[29]  Eric A. Vittoz,et al.  Low-power design: ways to approach the limits , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.