Versatile Dual-Mode Class-AB Four-Quadrant Analog Multiplier

Versatile dual-mode class-AB CMOS four-quadrant analog multiplier circuit is presented. The dual translinear loops and current mirrors are the basic building blocks in realization scheme. This technique provides; wide dynamic range, wide-bandwidth response and low power consumption. The major advantages of this approach are; its has single ended inputs; since its input is dual translinear loop operate in class-AB mode which make this multiplier configuration interesting for low-power applications; current multiplying, voltage multiplying, or current and voltage multiplying can be obtainable with balanced input. The simulation results of versatile analog multiplier demonstrate a linearity error of 1.2 %, a -3dB bandwidth of about 19MHz, a maximum power consumption of 0.46mW, and temperature compensated. Operation of versatile analog multiplier was also confirmed through an experiment using CMOS transistor array. Keywords—Class-AB, dual-mode CMOS analog multiplier, CMOS analog integrated circuit, CMOS translinear integrated circuit.

[1]  K. Wawryn.  AB class current mode multipliers for programmable neural networks , 1996 .

[2]  Remco J. Wiegerink,et al.  Generalized translinear circuit principle , 1991 .

[3]  Jiann-Jong Chen,et al.  Low-voltage single power supply four-quadrant multiplier using floating-gate MOSFETs , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[4]  Z. Wang,et al.  2-MOSFET transresistor with extremely low distortion for output reaching supply voltages , 1990 .

[5]  Cheng-Chieh Chang,et al.  CMOS analog divider and four-quadrant multiplier using pool circuits , 1995 .

[6]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[7]  Kobchai Dejhan,et al.  A Versatile CMOS Analog Multiplier , 2003, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[8]  Stylianos Siskos,et al.  Analogue squarer and multiplier based on floating-gate MOS transistors , 1998 .

[9]  P. Loumeau,et al.  Four-quadrant class AB CMOS current multiplier , 1996 .

[10]  Alain Fabre.  New formulations to describe translinear mixed cells accurately , 1993 .

[11]  Chung-Yu Wu,et al.  A 1.2 V CMOS four-quadrant analog multiplier , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[12]  K. Bult,et al.  A CMOS Four-Quadrant Analog Multiplier , 1986 .

[13]  Cheng-Chieh Chang,et al.  CMOS subthreshold four-quadrant multiplier based on unbalanced source-coupled pairs , 1995 .

[14]  Wanlop Surakampontorn,et al.  A dual translinear-based true RMS-to-DC converter , 1998, IEEE Trans. Instrum. Meas..

[15]  J.S. Pena-Finol,et al.  A MOS four-quadrant analog multiplier using the quarter-square technique , 1987 .

[16]  D. Coue,et al.  A four-quadrant subthreshold mode multiplier for analog neural-network applications , 1996, IEEE Trans. Neural Networks.

[17]  Chee Yee Kwok,et al.  A novel multi-input floating-gate MOS four-quadrant analog multiplier , 1996, IEEE J. Solid State Circuits.

[18]  Cheng-Chieh Chang,et al.  Weak inversion four-quadrant multiplier and two-quadrant divider , 1998 .

[19]  Cheng-Chieh Chang,et al.  CMOS four-quadrant multiplier using active attenuators , 1995 .

[20]  Ho-Jun Song,et al.  An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers , 1990 .