Run-Time Power Management for Low and Medium Bit-Rate Digital Receivers
暂无分享,去创建一个
Dimitrios Soudris | Costas E. Goutis | S. Theoharis | N. D. Zervas | Minas Perakis | D. Soudris | C. Goutis | S. Theoharis | Nikos D. Zervas | M. Perakis
[1] Massoud Pedram,et al. High-level power modeling, estimation, and optimization , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Andreas F. Molisch,et al. Error floor of unequalized wireless personal communications systems with MSK modulation and training-sequence-based adaptive sampling , 1997, IEEE Trans. Commun..
[3] Luca Benini,et al. Automatic synthesis of low-power gated-clock finite-state machines , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Marios C. Papaefthymiou,et al. Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[5] Luca Benini,et al. Transformation and synthesis of FSMs for low-power gated-clock implementation , 1995, ISLPED '95.
[6] Jan M. Rabaey,et al. Early power exploration—a World Wide Web application , 1996, DAC '96.
[7] Edward A. Lee,et al. Memory management for dataflow programming of multirate signal processing algorithms , 1994, IEEE Trans. Signal Process..
[8] Grigorios Kalivas,et al. A low complexity baseband receiver for direct conversion DECT-based portable communication systems , 1998, ICUPC '98. IEEE 1998 International Conference on Universal Personal Communications. Conference Proceedings (Cat. No.98TH8384).
[9] Massoud Pedram,et al. Dynamic power management based on continuous-time Markov decision processes , 1999, DAC '99.
[10] Luca Benini,et al. System-level power optimization: techniques and tools , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[11] Luca Benini,et al. Dynamic power management - design techniques and CAD tools , 1997 .
[12] Allen C.-H. Wu,et al. A predictive system shutdown method for energy saving of event-driven computation , 1997, ICCAD 1997.
[13] Luca Benini,et al. Saving power by synthesizing gated clocks for sequential circuits , 1994, IEEE Design & Test of Computers.
[14] Jan M. Rabaey,et al. Low-energy embedded FPGA structures , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).
[15] Sharad Malik,et al. Guarded evaluation: pushing power management to logic synthesis/design , 1995, ISLPED '95.
[16] Paul E. Landman,et al. Low-power architectural design methodologies , 1995 .
[17] Keshab K. Parhi,et al. Synthesis of folded pipelined architectures for multirate DSP algorithms , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[18] Luca Benini,et al. System-level power optimization: techniques and tools , 1999, ISLPED '99.
[19] Mani B. Srivastava,et al. Predictive system shutdown and other architectural techniques for energy efficient programmable computation , 1996, IEEE Trans. Very Large Scale Integr. Syst..
[20] Luca Benini,et al. Policy optimization for dynamic power management , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[21] Jerry D. Gibson,et al. The Communications Handbook , 2002 .
[22] Luca Benini,et al. Dynamic Power Management , 1998 .
[23] Dimitrios Soudris,et al. A methodology for the behavioral-level event-driven power management of digital receivers , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).
[24] Thanos Stouraitis,et al. The VLSI implementation of a baseband receiver for DECT-based portable applications , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[25] K. Hirade,et al. GMSK Modulation for Digital Mobile Radio Telephony , 1981, IEEE Trans. Commun..
[26] P. Vaidyanathan. Multirate Systems And Filter Banks , 1992 .