Using MRED to Screen Multiple-Node Charge-Collection Mitigated SOI Layouts

Silicon-on-insulator latch designs and layouts that are robust to multiple-node charge collection are introduced. A general Monte Carlo radiative energy deposition (MRED) approach is used to identify potential single-event susceptibilities associated with different layouts prior to fabrication. MRED is also applied to bound single-event testing responses of standard and dual interlocked cell latch designs. Heavy ion single-event testing results validate new latch designs and demonstrate bounds for standard latch layouts.

[1]  H.S. Kim,et al.  Device-Orientation Effects on Multiple-Bit Upset in 65 nm SRAMs , 2008, IEEE Transactions on Nuclear Science.

[2]  P. Marshall,et al.  32 and 45 nm Radiation-Hardened-by-Design (RHBD) SOI Latches , 2011, IEEE Transactions on Nuclear Science.

[3]  B. Gilbert,et al.  Autonomous bit error rate testing at multi-gbit/s rates implemented in a 5AM SiGe circuit for radiation effects self test (CREST) , 2005, IEEE Transactions on Nuclear Science.

[4]  peixiong zhao,et al.  Monte Carlo Simulation of Single Event Effects , 2010, IEEE Transactions on Nuclear Science.

[5]  Jie Li,et al.  A Highly Reliable Memory Cell Design Combined With Layout-Level Approach to Tolerant Single-Event Upsets , 2016, IEEE Transactions on Device and Materials Reliability.

[6]  A.F. Witulski,et al.  Directional Sensitivity of Single Event Upsets in 90 nm CMOS Due to Charge Sharing , 2007, IEEE Transactions on Nuclear Science.

[7]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[8]  C. Carmichael,et al.  Monte-Carlo Based On-Orbit Single Event Upset Rate Prediction for a Radiation Hardened by Design Latch , 2007, IEEE Transactions on Nuclear Science.

[9]  J. S. Kauppila,et al.  Heavy Ion SEU Test Data for 32nm SOI Flip-Flops , 2015, 2015 IEEE Radiation Effects Data Workshop (REDW).

[10]  P E Dodd,et al.  Current and Future Challenges in Radiation Effects on CMOS Electronics , 2010, IEEE Transactions on Nuclear Science.

[11]  Jr. Leonard R. Rockett.  Simulated SEU hardened scaled CMOS SRAM cell design using gated resistors , 1992 .

[12]  I. Linscott,et al.  Design Framework for Soft-Error-Resilient Sequential Cells , 2011, IEEE Transactions on Nuclear Science.

[13]  R.A. Reed,et al.  Characterizing SRAM Single Event Upset in Terms of Single and Multiple Node Charge Collection , 2008, IEEE Transactions on Nuclear Science.

[14]  Ronald D. Schrimpf,et al.  Physical Processes and Applications of the Monte Carlo Radiative Energy Deposition (MRED) Code , 2015, IEEE Transactions on Nuclear Science.

[15]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .