Identification of Equivalent Faults in Logic Networks
暂无分享,去创建一个
[1] John P. Hayes,et al. Design of Totally Fault Locatable Combinational Networks , 1980, IEEE Transactions on Computers.
[2] Terry Gene Gaddess. Improving the Diagnosability of Modular Combinational Logic by Test Point Insertion , 1969 .
[3] B. K. Roy. Diagnosis and Fault Equivalence in Combinational Circuits , 1974, IEEE Transactions on Computers.
[4] John P. Hayes. On Realizations of Boolean Functions Requiring a Minimal or Near-Minimal Number of Tests , 1971, IEEE Transactions on Computers.
[5] Oscar H. Ibarra,et al. Polynomially Complete Fault Detection Problems , 1975, IEEE Transactions on Computers.
[6] John P. Hayes,et al. Partitioning logic circuits to maximize fault resolution , 1976, DAC '76.
[7] John P. Hayes. The Fanout Structure of Switching Functions , 1975, JACM.
[8] Gernot Metze,et al. A New Representation for Faults in Combinational Digital Circuits , 1972, IEEE Transactions on Computers.
[9] Frederick W. Clegg. Use of SPOOF's in the Analysis of Faulty Logic Networks , 1973, IEEE Transactions on Computers.
[10] EDWARD J. McCLUSKEY,et al. Fault Equivalence in Combinational Logic Networks , 1971, IEEE Transactions on Computers.