SystemC-based Reconfigurable IP Modelling for System-on-Chip Design

A new system-level approach is needed to incorporate reconfigurability in IP-inegration design flow, in order to speed up the designer'sA new system-level approach is needed to incorporate reconfigurability in IP-inegration design flow, in order to speed up the designer's productivity. SystemC is used as a system level language to raise the abstraction level for embedded systems design and verification. To incorporate reconfiguration aspects of IPs, a multiple-context representation of the different functionalities is used that will be mapped on the re-configurable block during different run-time periods. Co-simulation scenario is proposed as a part of a system-on-chip (SoC) design and modelling. SystemC-HDL co-simulation scenario provides a way of checking interoperability of a single designed HW module with the SystemC model. As a case study, novel reconfigurable FFT and Viterbi architectures are modelled in SystemC, and plugged into a LEON platform for co-simulation. productivity. SystemC is used as a system level language to raise the abstraction level for embedded systems design and verification. To incorporate reconfiguration aspects of IPs, a multiple-context representation of the different functionalities is used that will be mapped on the re-configurable block during different run-time periods. Co-simulation scenario is proposed as a part of a system-on-chip (SoC) design and modelling. SystemC-HDL co-simulation scenario provides a way of checking interoperability of a single designed HW module with the SystemC model. As a case study, novel reconfigurable FFT and Viterbi architectures are modelled in SystemC, and plugged into a LEON platform for co-simulation.

[1]  T. Arslan,et al.  A domain specific reconfigurable Viterbi fabric for system-on-chip applications , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[2]  P.J. Black,et al.  A 140 Mb/s 32-state radix-4 Viterbi decoder , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Preeti Ranjan Panda,et al.  SystemC - a modeling platform supporting multiple design abstractions , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[4]  Kostas Masselos,et al.  System-level modeling of dynamically reconfigurable hardware with SystemC , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[5]  Kostas Masselos,et al.  SystemC and OCAPI-xl Based System-Level Design for Reconfigurable Systems-on-Chip , 2004, FDL.

[6]  Tughrul Arslan,et al.  A low-power and domain-specific reconfigurable FFT fabric for system-on-chip applications , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[7]  John G. Proakis,et al.  Digital Communications , 1983 .

[8]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .