Universal test generation using fault tuples

A test generation tool for combinational circuits called FATGEN has been developed based on the notion of fault tuples. FATGEN can be used to simultaneously generate tests for many types of misbehavior that occur in digital systems. Individual experiments involving SSL, transistor stuck-open, path delay and bridging faults for the ISCAS85 benchmark circuits reveal an average speedup of nearly 32% and test set compaction of 60% when faults of all types are analyzed simultaneously. In addition, there is an average reduction of approximately 34% in the number of aborted faults.

[1]  David A. Huffman,et al.  Testing for Faults in Cellular Logic Arrays , 1972 .

[2]  Melvin A. Breuer,et al.  Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[4]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[5]  John P. Hayes,et al.  ESIM: a multimodel design error and fault simulator for logic circuits , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[6]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[7]  Janak H. Patel,et al.  Stuck-at fault: a fault model for the next millennium , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[8]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[9]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1997, J. Electron. Test..

[10]  Kyung Tek Lee,et al.  Test generation for crosstalk effects in VLSI circuits , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[11]  Jürgen Alt,et al.  Simulation of non-classical faults on the gate level - The fault simulator COMSIM , 1993, Proceedings of IEEE International Test Conference - (ITC).

[12]  Kenneth M. Butler.  The stuck-at fault: it ain't over 'til it's over , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[13]  William H. Kautz.  Testing for Faults in Combinational Cellular Logic Arrays , 1967, SWAT.

[14]  John P. Hayes,et al.  Properties of the input pattern fault model , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[15]  Sreejit Chakravarty,et al.  Locating bridging faults using dynamically computed stuck-at fault dictionaries , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[17]  J. Paul Roth,et al.  Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..

[18]  Dong Sam Ha,et al.  HOPE: an efficient parallel fault simulator for synchronous sequential circuits , 1992, DAC '92.

[19]  R. D. Blanton,et al.  Universal fault simulation using fault tuples , 2000, Proceedings 37th Design Automation Conference.

[20]  P. Nigh,et al.  An experimental study comparing the relative effectiveness of functional, scan, IDDq and delay-fault testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[21]  Dong Sam Ha,et al.  SOPRANO: an efficient automatic test pattern generator for stuck-open faults in CMOS combinational circuits , 1991, DAC '90.

[22]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.