A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits

We propose a logic synthesis methodology with a novel low-power circuit structure for ternary logic. The proposed methodology synthesizes a ternary function as a ternary logic gate using carbon nanotube field-effect transistors (CNTFETs). The circuit structure uses the body effect to mitigate the excessive power consumption for the third logic value. Energy-efficient ternary logic circuits are designed with a combination of synthesized low-power ternary logic gates. The proposed methodology is applicable to both unbalanced (0, 1, 2) and balanced (−1, 0, 1) ternary logic. To verify the improvement in energy efficiency, we have designed various ternary arithmetic logic circuits using the proposed methodology. The proposed ternary full adder has a significant improvement in the power-delay product (PDP) over previous designs. Ternary benchmark circuits have been designed to show that complex ternary functions can be designed to more efficient circuits with the proposed methodology.

[1]  Yuan Taur,et al.  CMOS design near the limit of scaling , 2002 .

[2]  Ahmad M. El-Hajj,et al.  High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits , 2019, IEEE Access.

[3]  Seokhyeong Kang,et al.  A Novel Ternary Multiplier Based on Ternary CMOS Compact Model , 2017, 2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL).

[4]  Michitaka Kameyama,et al.  Multiple-Valued Reversible Benchmarks and Extensible Quantum Specification (XQS) Format , 2013, 2013 IEEE 43rd International Symposium on Multiple-Valued Logic.

[5]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[6]  D. Michael Miller,et al.  Multiple Valued Logic: Concepts and Representations , 2008, Multiple Valued Logic.

[7]  Vincent C. Gaudet,et al.  A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[8]  Seokhyeong Kang,et al.  Ternary Full Adder Using Multi-Threshold Voltage Graphene Barristors , 2018, IEEE Electron Device Letters.

[9]  Paul S. Peercy,et al.  The drive to miniaturization , 2000, Nature.

[10]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..

[11]  H. T. Mouftah,et al.  Depletion/enhancement CMOS for a lower power family of three-valued logic circuits , 1985 .

[12]  Aminul Islam,et al.  Comparative study of subthreshold leakage in CNFET & MOSFET @ 32-nm technology node , 2016, 2016 International Conference on Microelectronics, Computing and Communications (MicroCom).

[13]  F. Lombardi,et al.  A novel CNTFET-based ternary logic gate design , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[14]  Uri C. Weiser,et al.  Interconnect-power dissipation in a microprocessor , 2004, SLIP '04.

[15]  B. Lee,et al.  ZnO composite nanolayer with mobility edge quantization for multi-value logic transistors , 2019, Nature Communications.

[16]  Geoffrey Yeap,et al.  Smart mobile SoCs driving the semiconductor industry: Technology trend, challenges and opportunities , 2013, 2013 IEEE International Electron Devices Meeting.

[17]  Seokhyeong Kang,et al.  An optimal gate design for the synthesis of ternary logic circuits , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[18]  Sunmean Kim,et al.  Ternary Logic Synthesis with Modified Quine-McCluskey Algorithm , 2019, 2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL).

[19]  T. Ichihashi,et al.  Single-shell carbon nanotubes of 1-nm diameter , 1993, Nature.

[20]  Kilwon Cho,et al.  Negative Transconductance Heterojunction Organic Transistors and their Application to Full‐Swing Ternary Circuits , 2019, Advanced materials.

[21]  Willard Van Orman Quine,et al.  The Problem of Simplifying Truth Functions , 1952 .

[22]  Kenneth C. Smith,et al.  A multiple valued logic: a tutorial and appreciation , 1988, Computer.

[23]  Sunmean Kim,et al.  Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic , 2019, 2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL).

[24]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[25]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[26]  X. Wu,et al.  CMOS ternary logic circuits , 1990 .

[27]  W. D. de Heer,et al.  Carbon Nanotubes--the Route Toward Applications , 2002, Science.

[28]  K. Roy,et al.  Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.

[29]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[30]  Chetan Vudadha,et al.  Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  K. Kim,et al.  Tunnelling-based ternary metal–oxide–semiconductor technology , 2019, Nature Electronics.

[32]  K. Sridharan,et al.  A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[33]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.