Read-disturb and endurance of SSI-flash E/sup 2/PROM devices at high operating temperatures

The high-temperature (T) reliability behavior of merged-transistor source side injection (SSI) flash nonvolatile memory (NVM) devices is evaluated in terms of endurance and disturb effects related to stress induced leakage current (SILC) and correlated with the high-T behavior (generation, anneal) of oxide traps. As compared to room-T, program/erase (P/E) cycling at 150/spl deg/C results in an improved endurance due to an enhanced charge emission. The impact of the operating temperature on SILC-related disturb effects, on the other hand, depends on two combined effects in memory cells where large local charge trap-up influences the threshold voltage, V/sub t/: 1) the T-enhanced trap generation and 2) the T-enhanced emission of trapped charge which influences the disturb field. In the case of the HIMOS-cell-which is discussed here-long-term nonvolatility can still be guaranteed at 150/spl deg/C. Finally, bake tests at higher temperatures (250-300/spl deg/C) have been performed in order to evaluate the persistence of the generated damage. It is found that bulk oxide traps are not cured by the bake and, therefore, no long-term relief of SILC-related disturb effects is expected at 150/spl deg/C.

[1]  Dirk Wellekens,et al.  A 5V - compatible Flash EEPROM Cell with Microsecond Programming for Embedded Memory Applications , 1994 .

[2]  M. Wada,et al.  Stress induced leakage current limiting to scale down EEPROM tunnel oxide thickness , 1988, Technical Digest., International Electron Devices Meeting.

[3]  E. Cartier,et al.  MECHANISM FOR STRESS-INDUCED LEAKAGE CURRENTS IN THIN SILICON DIOXIDE FILMS , 1995 .

[4]  N. Ajika,et al.  Identification of stress-induced leakage current components and the corresponding trap models in SiO/sub 2/ films , 1997 .

[5]  Guido Groeseneken,et al.  A consistent model for the thickness dependence of intrinsic breakdown in ultra-thin oxides , 1995, Proceedings of International Electron Devices Meeting.

[6]  Y. Nissan-Cohen,et al.  Trap generation and occupation dynamics in SiO2 under charge injection stress , 1986 .

[7]  M. Hatanaka,et al.  A quantitative analysis of stress induced excess current (SIEC) in SiO/sub 2/ films , 1996, Proceedings of International Reliability Physics Symposium.

[8]  R. Degraeve,et al.  Study of DC Stress Induced Leakage Current (SILC) and its Dependence on Oxide Nitridation , 1996, ESSDERC '96: Proceedings of the 26th European Solid State Device Research Conference.

[9]  G. Groeseneken,et al.  A reliable approach to charge-pumping measurements in MOS transistors , 1984, IEEE Transactions on Electron Devices.

[10]  J. E. Frayer,et al.  A dual-bit split-gate EEPROM (DSG) cell in contactless array for single-Vcc high density flash memories , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[11]  Chenming Hu,et al.  Effect of low and high temperature anneal on process-induced damage of gate oxide , 1994, IEEE Electron Device Letters.

[12]  Okada A New Dielectric Breakdown Mechanism In Silicon Dioxides , 1997, 1997 Symposium on VLSI Technology.

[13]  C. Hu,et al.  Stress-induced oxide leakage , 1991, IEEE Electron Device Letters.

[14]  H. Hazama,et al.  Non-uniform current flow through thin oxide after Fowler-Nordheim current stress , 1996, Proceedings of International Reliability Physics Symposium.

[15]  J. Shappir,et al.  Modeling of charge‐injection effects in metal‐oxide‐semiconductor structures , 1988 .

[16]  B. Riccò,et al.  High-field-induced degradation in ultra-thin SiO/sub 2/ films , 1988 .

[17]  Dirk Wellekens,et al.  SILC-related effects in flash E/sup 2/PROM's-Part II: Prediction of steady-state SILC-related disturb characteristics , 1998 .

[18]  D. Baglee,et al.  The effects of write/erase cycling on data loss in EEPROMs , 1985, 1985 International Electron Devices Meeting.

[19]  R. Degraeve,et al.  Oxide and interface degradation and breakdown under medium and high field injection conditions: a correlation study , 1995 .

[20]  Guido Groeseneken,et al.  HIM0S-a high efficiency flash E/sup 2/PROM cell for embedded memory applications , 1993 .

[21]  B. Eitan Hot carrier effects in FLASH , 1997 .

[22]  Dirk Wellekens,et al.  SILC-related effects in flash E/sup 2/PROM's-Part I: A quantitative model for steady-state SILC , 1998 .

[23]  C. Hu,et al.  Stress-induced current in thin silicon dioxide films , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[24]  J. V. Houdt,et al.  Write/erase degradation in source side injection flash EEPROM's: characterization techniques and wearout mechanisms , 1995 .