Multiple memristor read and write circuit for neuromorphic applications

A memristor based write circuit is presented that can update multiple memristors using a neuron spike generated by the Izhikevich model. A memristor read circuit is also presented that is capable of quantizing the resistance into 5 discrete values that could be digitally decoded. Together, these circuits provide the basic block for a memristor based neuromorphic architecture. The memristors were modeled using published device characterization data.

[1]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[2]  Peng Li,et al.  Nonvolatile memristor memory: Device characteristics and design implications , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[3]  F. Ashcroft,et al.  VIII. References , 1955 .

[4]  L. Chua.  Memristor-The missing circuit element , 1971 .

[5]  Eugene M. Izhikevich,et al.  Simple model of spiking neurons , 2003, IEEE Trans. Neural Networks.

[6]  Bernabé Linares-Barranco,et al.  On neuromorphic spiking architectures for asynchronous STDP memristive systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[7]  Peng Li,et al.  Dynamical Properties and Design Analysis for Nonvolatile Memristor Memories , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[9]  Yiran Chen,et al.  Low-power dual-element memristor based memory design , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[10]  E. Lehtonen,et al.  CNN using memristors for neighborhood connections , 2010, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010).

[11]  Mika Laiho,et al.  Cellular nanoscale network cell with memristors for local implication logic and synapses , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[12]  Hyongsuk Kim,et al.  Memristor-based multilevel memory , 2010, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010).