Switching noise and shoot-through current reduction techniques for switched-capacitor voltage doubler

Switching noise and shoot-through current reduction techniques for switched-capacitor voltage doublers based on cross-coupled structure are presented. The intuitive analysis of the shoot-through current and switching noise generation processes in the doubler is first reported. Break-before-make mechanism is adopted to minimize the shoot-through current, thereby greatly reducing the no-load supply current dissipation and improving the light-load power efficiency of the voltage doubler. In addition, by employing gate-slope reduction technique at the serial power transistor during turn-on, the switching noise of the voltage doubler is significantly lowered. Two voltage doublers with and without the proposed circuit techniques have been fabricated in a 0.6-/spl mu/m CMOS process. Experimental results verify that the total supply current at no-load condition of the proposed voltage doubler is reduced by two fold and its switching noise is decreased by 2.5 times.

[1]  A. Matsuzawa,et al.  An on-chip high-efficiency and low-noise DC/DC converter using divided switches with current control technique , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[2]  Patrik Larsson,et al.  di/dt Noise in CMOS Integrated Circuits , 1997 .

[3]  Dragan Maksimovic,et al.  Switched-capacitor DC-DC converters for low-power on-chip applications , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[4]  Shyh-Jye Jou,et al.  Low switching noise and load-adaptive output buffer design techniques , 2001 .

[5]  Hoi Lee,et al.  Switching noise reduction techniques for switched-capacitor voltage doubler , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[6]  Raminderpal Singh.  Power Supply Noise in Future IC's: A Crystal Ball Reading , 2002 .

[7]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[8]  Wing-Hung Ki,et al.  Area-efficient CMOS charge pumps for LCD drivers , 2003, IEEE J. Solid State Circuits.

[9]  J. L. Prince,et al.  Simultaneous switching ground noise calculation for packaged CMOS devices , 1991 .

[10]  Michel Declercq,et al.  A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[11]  P. Larsson.  Power supply noise in future IC's: a crystal ball reading , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[12]  Eiji Takeda,et al.  An experimental 1.5-V 64-Mb DRAM , 1991 .

[13]  Raminderpal Singh,et al.  Forming Damped LRC Parasitic Circuits in Simultaneously Switched CMOS Output Buffers , 2002 .

[14]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[15]  T. J. Cabara,et al.  Forming damped LRC parasitic circuits in simultaneously switched CMOS output buffers , 1997 .