In situ electron holography study of charge distribution in high-κ charge-trapping memory

Charge-trapping memory with high-κ insulator films is a candidate for future memory devices. Many efforts with different indirect methods have been made to confirm the trapping position of the charges, but the reported results in the literatures are contrary, from the bottom to the top of the trapping layers. Here we characterize the local charge distribution in the high-κ dielectric stacks under different bias with in situ electron holography. The retrieved phase change induced by external bias strength is visualized with high spatial resolution and the negative charges aggregated on the interface between Al₂O₃ block layer and HfO₂ trapping layer are confirmed. Moreover, the positive charges are discovered near the interface between HfO₂ and SiO₂ films, which may have an impact on the performance of the charge-trapping memory but were neglected in previous models and theory.

[1]  Traps and trapping phenomena and their implications on electrical behavior of high-k capacitor stacks , 2011 .

[2]  F. Bassani,et al.  Memory properties and charge effect study in Si nanocrystals by scanning capacitance microscopy and spectroscopy , 2011, Nanoscale research letters.

[3]  Wilfried Vandervorst,et al.  Conductive atomic force microscopy studies of thin SiO2 layer degradation , 2006 .

[4]  E. Cartier,et al.  Threshold Voltage Instabilities in High- Gate Dielectric Stacks , 2005 .

[5]  R. Degraeve,et al.  Impact of gate materials on positive charge formation in HfO2∕SiO2 stacks , 2006 .

[6]  P. Midgley,et al.  Quantitative electron holography of biased semiconductor devices. , 2002 .

[7]  K. Hwang,et al.  Investigation of ultra thin polycrystalline silicon channel for vertical NAND flash , 2011, 2011 International Reliability Physics Symposium.

[8]  Electrical properties of HfO2 charge trap flash memory with SiO2/HfO2/Al2O3 engineered tunnel layer , 2010 .

[9]  Charge trapping studies on ultrathin ZrO2 and HfO2 high-k dielectrics grown by room temperature ultraviolet ozone oxidation , 2004 .

[10]  Y. S. Kim,et al.  Direct imaging of charge redistribution in a thin SiO2 layer , 2004 .

[11]  Peter Schwander,et al.  TWO-DIMENSIONAL MAPPING OF THE ELECTROSTATIC POTENTIAL IN TRANSISTORS BY ELECTRON HOLOGRAPHY , 1999 .

[12]  J. Bu,et al.  Design considerations in scaled SONOS nonvolatile memory devices , 2001 .

[13]  S. Long,et al.  Performance enhancement of multilevel cell nonvolatile memory by using a bandgap engineered high-κ trapping layer , 2010 .

[14]  T. Tanji,et al.  Determination of Piezoelectric Fields Across InGaN/GaN Quantum Wells by Means of Electron Holography , 2010 .

[15]  M. Liang,et al.  MOSFET Degradation due to stressing of thin oxide , 1984, 1982 International Electron Devices Meeting.

[16]  R. Degraeve,et al.  Electron Trap Profiling Near $\hbox{Al}_{2} \hbox{O}_{3}$/Gate Interface in TANOS Stack Using Gate-Side Trap Spectroscopy by Charge Injection and Sensing , 2010, IEEE Electron Device Letters.

[17]  A. Shen,et al.  Room temperature and narrow intersubband electroluminescence from ZnCdSe/ZnCdMgSe quantum cascade laser structures , 2011 .

[18]  Tae Geun Kim,et al.  Investigation of vertically trapped charge locations in Cr-doped-SrTiO3-based charge trapping memory devices , 2012 .

[19]  S. Mahapatra,et al.  Localized charge trapping and lateral charge diffusion in metal nanocrystal-embedded High-κ/SiO2 gate stack , 2011 .

[20]  M. Lehmann,et al.  Electron holography—basics and applications , 2007 .

[21]  G. Ghibaudo,et al.  Review on high-k dielectrics reliability issues , 2005, IEEE Transactions on Device and Materials Reliability.

[22]  Tae Geun Kim,et al.  A Direct Observation of the Distributions of Local Trapped-Charges and the Interface-States near the Drain Region of the Silicon–Oxide–Nitride–Oxide–Silicon Device for Reliable Four-Bit/Cell Operations , 2010 .

[23]  F. Hüe,et al.  Nanoscale holographic interferometry for strain measurements in electronic devices , 2008, Nature.

[24]  L. Larcher,et al.  Charge trapping in alumina and its impact on the operation of metal-alumina-nitride-oxide-silicon memories: Experiments and simulations , 2011 .

[25]  J.S. Suehle,et al.  Impact of the trapping of anode hot holes on silicon dioxide breakdown , 2002, IEEE Electron Device Letters.

[26]  F. Ponce,et al.  Polarization effects in 2‐DEG and 2‐DHG AlGaN/AlN/GaN multi‐heterostructures measured by electron holography , 2010 .

[27]  E. Cartier,et al.  Threshold voltage instabilities in high-/spl kappa/ gate dielectric stacks , 2005, IEEE Transactions on Device and Materials Reliability.

[28]  H. Chan,et al.  Converse magnetoelectric effect in three-phase composites of piezoceramic, metal cap, and magnet , 2007 .

[29]  Rich Liu,et al.  A Study of Gate-Sensing and Channel-Sensing (GSCS) Transient Analysis Method—Part I: Fundamental Theory and Applications to Study of the Trapped Charge Vertical Location and Capture Efficiency of SONOS-Type Devices , 2008, IEEE Transactions on Electron Devices.

[30]  S. Sharma,et al.  Application of high-k dielectric stacks charge trapping for CMOS technology , 2010 .

[31]  S. Mahapatra,et al.  Charging and discharging characteristics of metal nanocrystals in degraded dielectric stacks , 2010, 2010 IEEE International Reliability Physics Symposium.

[32]  David J. Smith,et al.  Polarization‐Induced Charge Distribution at Homogeneous Zincblende/Wurtzite Heterostructural Junctions in ZnSe Nanobelts , 2012, Advanced materials.

[33]  Koeng Su Lim,et al.  Charge diffusion in silicon nitrides: Scalability assessment of nitride based flash memory , 2011, 2011 International Reliability Physics Symposium.

[34]  James M. Tour,et al.  In situ imaging of the conducting filament in a silicon oxide resistive switch , 2012, Scientific reports.

[35]  C.H. Huang,et al.  High-field generation of electron traps and charge trapping in ultra-thin SiO2 , 1981, 1981 International Electron Devices Meeting.

[36]  Won-Ju Cho,et al.  Charge trapping properties of the HfO2 layer with various thicknesses for charge trap flash memory applications , 2010 .

[37]  Y. Wang,et al.  Electron holography characterization of the electrostatic potential of thin high-κ dielectric film embedded in gate stack , 2011 .

[38]  G. Ghidini,et al.  Electron-Related Phenomena at the $\hbox{TaN/Al}_{2} \hbox{O}_{3}$ Interface , 2010, IEEE Transactions on Electron Devices.

[39]  G. Groeseneken,et al.  A reliable approach to charge-pumping measurements in MOS transistors , 1984, IEEE Transactions on Electron Devices.

[40]  Young Hee Kim,et al.  Bias-temperature instabilities of polysilicon gate HfO/sub 2/ MOSFETs , 2003 .

[41]  T. Ma,et al.  Direct lateral profiling of hot-carrier-induced oxide charge and interface traps in thin gate MOSFET's , 1998 .

[42]  M. Heyns,et al.  Stress-Induced Positive Charge in Hf-Based Gate Dielectrics: Impact on Device Performance and a Framework for the Defect , 2008, IEEE Transactions on Electron Devices.

[43]  Dennis C. Ghiglia,et al.  Two-Dimensional Phase Unwrapping: Theory, Algorithms, and Software , 1998 .

[44]  J. Stathis,et al.  Dielectric breakdown mechanisms in gate oxides , 2005 .

[45]  J. Suñé,et al.  Hydrogen-release mechanisms in the breakdown of thin SiO2 films. , 2004, Physical review letters.

[46]  Malgorzata Jurczak,et al.  Role of holes and electrons during erase of TANOS memories: Evidences for dipole formation and its impact on reliability , 2010, 2010 IEEE International Reliability Physics Symposium.

[47]  D. Arnold,et al.  Impact ionization, trap creation, degradation, and breakdown in silicon dioxide films on silicon , 1993 .

[48]  Frank Moss,et al.  Experiments and simulations , 2009 .

[49]  Lin Zhou,et al.  Quantitative phase imaging of nanoscale electrostatic and magnetic fields using off-axis electron holography , 2010 .

[50]  John Robertson,et al.  Point defects in HfO2 high K gate oxide , 2005 .

[51]  John Robertson,et al.  Defect states in the high-dielectric-constant gate oxide HfSiO4 , 2007 .

[52]  J. M. Aitken,et al.  Location of positive charges in SiO2 films on Si generated by vuv photons, x rays, and high‐field stressing , 1977 .

[53]  M. Hane,et al.  In-situ electron holography of surface potential response to gate voltage application in a sub-30-nm gate-length metal-oxide-semiconductor field-effect transistor , 2012 .

[54]  Guido Groeseneken,et al.  Electrical properties of high-κ gate dielectrics: Challenges, current issues, and possible solutions , 2006 .

[55]  P. McIntyre,et al.  High temperature electrical conduction in nanoscale hafnia films under varying oxygen partial pressure , 2010 .

[56]  David J. Smith,et al.  Practical Electron Holography , 1999 .