论文信息 - A Novel Power Optimization Method by Minimum Comparator Number Algorithm for Pipeline ADCs

A Novel Power Optimization Method by Minimum Comparator Number Algorithm for Pipeline ADCs

The effects of stage numbers on power dissipation of pipeline analog-to-digital converter (ADC) are studied and a novel design method aiming for power optimization is presented. In this method, a minimum comparator number algorithm (MCNA) is first introduced, and then the optimum distribution of resolutions through pipeline ADC stages is deduced by MCNA. Based on the optimum stage-resolution distribution, an optimization method is established, which examines the precise function between ADC power and stage resolutions with a parameter of power ratio (Rp). For 10-bit pipeline ADC with scaling down technology, the simulation results by using MATLAB CAD tools show that an eight-stage topology with 1-bit RSD correction achieves the power optimization indicated by the power reduction ratio.

[1] Bjørnar Hernes,et al. A cost-efficient high-speed 12-bit pipeline ADC in 0.18-μm digital CMOS , 2005 .

[2] P.R. Gray,et al. A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.

[3] J. Bjornsen,et al. A cost-efficient high-speed 12-bit pipeline ADC in 0.18-/spl mu/m digital CMOS , 2005, IEEE Journal of Solid-State Circuits.

[4] Stephen H. Lewis,et al. Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications , 1992 .

[5] Howard C. Luong,et al. Power optimization for pipeline analog-to-digital converters , 1999 .

[6] Randall L. Geiger,et al. An architecture and an algorithm for fully digital correction of monolithic pipelined ADCs , 1995 .