Design-Time Application Exploration for MP-SoC Customized Run-Time Management

In an MP-SoC environment, a customized run-time management layer should be incorporated on top of the OS kernel to alleviate the run-time decision making and to optimize across all applications several costs (e.g. performance, energy consumption) according to the current environment and the platform resource availabilty. To that end, we propose an extended Pareto-based approach combining a design-time exploration per application with a low-complexity run-time manager. In this paper, a real-life image processing application, simulated on our MP-SoC platform simulator, is used to illustrate the optimal trade-offs offered by the application exploration to the run-time manager, so avoiding conservative worst-case assumptions at design time.

[1]  Alain Greiner,et al.  SPIN: a scalable, packet switched, on-chip micro-network , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[3]  Théodore Marescaux,et al.  Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles , 2005, Design, Automation and Test in Europe.

[4]  Andrew S. Tanenbaum,et al.  Distributed operating systems , 2009, CSUR.

[5]  Chantal Ykman-Couvreur,et al.  Energy-aware Dynamic Task Scheduling Applied to a Real-time Multimedia Application on an Xscale Board , 2005, J. Low Power Electron..

[6]  Peter Cumming,et al.  The TI OMAP™ Platform Approach to SOC , 2003 .

[7]  Peter Marwedel,et al.  Dynamic overlay of scratchpad memory for energy minimization , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[8]  Ahmed Amine Jerraya,et al.  Scheduler implementation in MP SoC design , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[9]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[10]  Luca Benini,et al.  An integrated hardware/software approach for run-time scratchpad management , 2004, Proceedings. 41st Design Automation Conference, 2004..

[11]  D. Soudris,et al.  Custom design of multi-level dynamic memory management subsystem for embedded systems , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[12]  Giovanni De Micheli,et al.  Physical planning for on-chip multiprocessor networks and switch fabrics , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.

[13]  Wayne H. Wolf,et al.  The future of multiprocessor systems-on-chips , 2004, Proceedings. 41st Design Automation Conference, 2004..