Design of Analog CMOS Integrated Circuits

The CMOS technology area has quickly grown, calling for a new text--and here it is, covering the analysis and design of CMOS integrated circuits that practicing engineers need to master to succeed. Filled with many examples and chapter-ending problems, the book not only describes the thought process behind each circuit topology, but also considers the rationale behind each modification. The analysis and design techniques focus on CMOS circuits but also apply to other IC technologies. Table of contents 1 Introduction to Analog Design 2 Basic MOS Device Physics 3 Single-Stage Amplifiers 4 Differential Amplifiers 5 Passive and Active Current Mirrors 6 Frequency Response of Amplifiers 7 Noise 8 Feedback 9 Operational Amplifiers 10 Stability and Frequency Compensation 11 Bandgap References 12 Introduction to Switched-Capacitor Circuits 13 Nonlinearity and Mismatch 14 Oscillators 15 Phase-Locked Loops 16 Short-Channel Effects and Device Models 17 CMOS Processing Technology 18 Layout and Packaging

[1]  Stephen Wong,et al.  Impact of Scaling on MOS Analog Performance , 1983 .

[2]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[3]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[4]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[5]  D. J. Allstot,et al.  A multistage amplifier topology with embedded tracking compensation , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[6]  Eric A. Vittoz,et al.  Charge injection in analog MOS switches , 1987 .

[7]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[8]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[9]  Robert G. Meyer,et al.  Start-up and frequency stability in high-frequency oscillators , 1992 .

[10]  Behzad Razavi,et al.  A study of oscillator jitter due to supply and substrate noise , 1999 .

[11]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[12]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[13]  Erich Barke,et al.  Line-to-ground capacitance calculation for VLSI: a comparison , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  David J. Allstot,et al.  Simulation techniques and solutions for mixed-signal coupling in integrated circuits , 1994 .

[15]  J.D. Meindl,et al.  Modeling and optimization of monolithic polycrystalline silicon resistors , 1981, IEEE Transactions on Electron Devices.

[16]  Asad A. Abidi,et al.  NMOS IC's for clock and data regeneration in gigabit-per-second optical-fiber receivers , 1992 .

[17]  C.G. Sodini,et al.  The effect of high fields on MOS device and circuit performance , 1984, IEEE Transactions on Electron Devices.

[18]  T. L. Brooks,et al.  A low-power differential CMOS bandgap reference , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[19]  K. Sakui,et al.  A CMOS bandgap reference circuit with sub-1-V operation , 1999 .

[20]  H. Grubin.  The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[21]  E. L. Hudson,et al.  A variable delay line PLL for CPU-coprocessor synchronization , 1988 .

[22]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[23]  E. Sanchez-Sinencio,et al.  A multistage amplifier topology with nested Gm-C compensation for low-voltage application , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[24]  Behzad Razavi,et al.  CMOS technology characterization for analog and RF design , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[25]  R.E. Ziemer,et al.  Digital and analog communication systems , 1981, Proceedings of the IEEE.

[26]  K. E. Kuijk,et al.  A precision reference voltage source , 1973 .

[27]  Robert G. Meyer,et al.  Relationship between frequency response and settling time of operational amplifiers , 1974 .

[28]  Bruce A. Wooley,et al.  The effects of switching noise on an oversampling A/D converter , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[29]  Francois Krummenacher,et al.  A 4-MHz CMOS Continuous-Time Filter with On-Chip Automatic Tuning , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[30]  Y.P. Tsividis,et al.  A CMOS voltage reference , 1978, IEEE Journal of Solid-State Circuits.

[31]  강수진.  Charge-Pump Phase-Locked Loops에 관한 연구 및 회로 설계 , 1996 .

[32]  Daniel W. Dobberpuhl.  Circuits and Technology for Digital's StrongARM(tm) and ALPHA Microprocessors , 1997 .

[33]  P.R. Gray,et al.  MOS operational amplifier design-a tutorial overview , 1982, IEEE Journal of Solid-State Circuits.

[34]  B. Wooley,et al.  A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS , 1997, IEEE J. Solid State Circuits.

[35]  Benjamin J. Blalock,et al.  A 1 V CMOS op amp using bulk-driven MOSFETs , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[36]  K. Suyama,et al.  MOSFET modeling for analog circuit CAD: Problems and prospects , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[37]  H. Shichman,et al.  Modeling and simulation of insulated-gate field-effect transistor switching circuits , 1968 .

[38]  J. H. Fischer.  Noise sources and calculation techniques for switched capacitor filters , 1982 .

[39]  D.J. Allstot,et al.  A high performance low power CMOS channel filter , 1980, IEEE Journal of Solid-State Circuits.

[40]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz lock range for microprocessors , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[41]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .

[42]  D. Hilbiber.  A new semiconductor voltage standard , 1964 .

[43]  Barrie Gilbert.  Monolithic voltage and current references: theme and variations , 1995 .

[44]  K. F. Lee,et al.  Impact of distributed gate resistance on the performance of MOS devices , 1994 .

[45]  R. D. Middlebrook,et al.  Measurement of loop gain in feedback systems , 1975 .

[46]  P. Larsson,et al.  Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance , 1997, IEEE J. Solid State Circuits.

[47]  Solomon Rosenstark,et al.  A Simplified Method of Feedback Amplifier Analysis , 1974 .

[48]  R. Blackman.  Effect of feedback on impedance , 1943 .

[49]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[50]  J. H. Huijsing,et al.  A curvature-corrected low-voltage bandgap reference , 1993 .

[51]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[52]  R.A. Blauschild,et al.  A new NMOS temperature-stable voltage reference , 1978, IEEE Journal of Solid-State Circuits.

[53]  J. Paterson,et al.  Polycide/metal capacitors for high precision A/D converters , 1988, Technical Digest., International Electron Devices Meeting.

[54]  Gerard C.M. Meijer,et al.  A New Curvature-Corrected Bandgap Reference , 1981, ESSCIRC '81: 7th European Solid State Circuits Conference.

[55]  W. Guggenbuhl,et al.  A high-swing, high-impedance MOS cascode circuit , 1990 .

[56]  B.M.J. Kup,et al.  A DSP-based hearing instrument IC , 1997, IEEE J. Solid State Circuits.

[57]  H. A. Haus,et al.  Representation of Noise in Linear Twoports , 1960, Proceedings of the IRE.

[58]  Ron Hogervorst,et al.  A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries , 1994 .

[59]  Chenming Hu,et al.  Switch-induced error voltage on a switched capacitor , 1984 .