论文信息 - Ultra Low Voltage Operations in Bulk CMOS Logic Circuits with Dopant Segregated Schottky Source/Drain Transistors

Ultra Low Voltage Operations in Bulk CMOS Logic Circuits with Dopant Segregated Schottky Source/Drain Transistors

Ultra low power circuit operation is demonstrated with dopant segregated Schottky (DSS) source/drain transistors for the first time. DSS greatly improves propagation delay in multiple fan-in NAND gates at constant standby current. The delay is enhanced to 21% at 0.8V for 3-input NAND gates. Energy delay product (EDP) is improved by more than 50% with DSS at 0.8V

[1] J.W. Hsu,et al. NiSi Schottky Barrier Process-Strained Si (SB-PSS) CMOS Technology for High Performance Applications , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[2] J. Koga,et al. High-performance 50-nm-gate-length Schottky-source/drain MOSFETs with dopant-segregation junctions , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[3] K. Uchida,et al. Comprehensive Study on Injection Velocity Enhancement in Dopant-Segregated Schottky MOSFETs , 2006, 2006 International Electron Devices Meeting.