Sigma-Delta Modulators with Interstage Gain Scaling

[1]  H. S. Fetterman,et al.  A 14-bit 80-kHz sigma-delta A/D converter: modeling, design and performance evaluation , 1989 .

[2]  Joongho Choi,et al.  A 16-bit sigma-delta A/D converter with high-performance operational amplifiers , 1994 .

[3]  H. V. Sorensen,et al.  An overview of sigma-delta converters , 1996, IEEE Signal Process. Mag..

[4]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[5]  Todd L. Brooks,et al.  A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .

[6]  K. S. Chao,et al.  High resolution multi-bit sigma-delta modulator architecture , 1997, Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg.

[7]  K. S. Chao,et al.  A multi-bit sigma-delta modulator with interstate feedback , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[8]  M. C. Ramesh,et al.  Pipelined sigma-delta modulators with interstage scaling , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).