A Design Method for a Low Power Digital FIR Filter in Digital Wireless communication systems

[1]  Mani B. Srivastava,et al.  Modulation scaling for Energy Aware Communication Systems , 2001, ISLPED '01.

[2]  Myung Hoon Sunwoo,et al.  An efficient variable-length tap FIR filter chip , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[3]  Jaakko Astola,et al.  Multiplierless implementation of recursive digital filters based on coefficient translation methods in low sensitivity structures , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[4]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[5]  Bah-Hwee Gwee,et al.  A low-voltage micropower asynchronous multiplier for a multiplierless FIR filter , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[6]  Anantha Chandrakasan,et al.  A framework for energy-scalable communication in high-density wireless networks , 2002, ISLPED '02.

[7]  Yun Cao,et al.  Variable size analysis and validation of computation quality , 2000, Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786).