Designs of All Digital Phase Locked Loop A REVIEW

Phase Locked Loop (PLL) is a feedback system that is configured as frequency multipliers, tracking generators, demodulators and clock recovery circuits. Today the most challenging requirement engineers' face is design of fast locking PLL with low jitter. Many analog techniques are proposed to fulfill the demand but they result in increasing complexity of design and long lock in time. In this paper, review of advantages of an All-Digital phase locked loop (ADPLL) over an analog phase locked loop (APLL) in terms of stability, programmability is studied. Various approaches to design the blocks of ADPLL till now adopted are presented in this paper.

[1]  T.S. Kalkur,et al.  PLL jitter reduction by utilizing a ferroelectric capacitor as a VCO timing element , 2007, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[2]  Bo Jiang,et al.  ADPLL variables determinations based on phase noise, spur and locking time , 2012, 2012 IEEE International SOC Conference.

[3]  Takamoto Watanabe,et al.  An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time , 2003 .

[4]  Fuminori Kobayashi,et al.  Low-jitter PLL by interpolate compensation , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  Witold A. Pleskacz,et al.  CAD tool for PLL Design , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[6]  Michael L. Bushnell,et al.  A Jitter Reduction Circuit Using Autocorrelation for Phase-Locked Loops and Serializer-Deserializer (SERDES) Circuits , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[7]  Peter Zipf,et al.  An FPGA-Based Linear All-Digital Phase-Locked Loop , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  C. Vogel,et al.  A z-domain model and analysis of phase-domain all-digital phase-locked loops , 2007, Norchip 2007.

[9]  Jie Zhang,et al.  A Low-Jitter Synchronous Clock Distribution Scheme Using a DAC Based PLL , 2010, IEEE Transactions on Nuclear Science.

[10]  Takamaro Kikkawa,et al.  A ring-VCO-based sub-sampling PLL CMOS circuit with 0.73 ps jitter and 20.4 mW power consumption , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[11]  B. Nauta,et al.  A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.

[12]  Jun Yang,et al.  A Contribution to the Discrete Z-Domain Analysis of ADPLL , 2007, 2007 7th International Conference on ASIC.

[13]  Pavan Kumar Hanumolu,et al.  A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2003 .

[15]  Zhaowen Zhuang,et al.  High performance all digital phase locked loop mathematics modeling and design , 2008, 2008 International Conference on Information and Automation.

[16]  Ahmed A. Telba.  Modeling and simulation of wideband low jitter frequency synthesizer , 2009, 2009 International Multimedia, Signal Processing and Communication Technologies.

[17]  Yu-Ming Chung,et al.  An all-digital phase-locked loop for digital power management integrated chips , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[18]  Yan Wang,et al.  An all digital phase-locked loop based on double edge triggered flip-flop , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[19]  Bohan Wu,et al.  A novel frequency search algorithm to achieve fast locking without phase tracking in ADPLL , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[20]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[21]  Mojtaba Lotfizad,et al.  A new low-power and low-complexity all digital PLL (ADPLL) in 180nm and 32nm , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[22]  M. Kumar,et al.  ADPLL design and implementation on FPGA , 2013, 2013 International Conference on Intelligent Systems and Signal Processing (ISSP).