Frequency Characteristics of High Speed Power Distribution Grids

The variation of inductance with frequency in high performance power distribution grids is discussed in this paper. The impedance characteristics of the power grid need to be well understood for the design of efficient and robust high performance power distribution grids. The physical mechanisms underlying the dependence of inductance on frequency are discussed. The variation of inductance with frequency in three types of power grids is analyzed in terms of these mechanisms.The inductance of power distribution grids decreases with signal frequency. The decrease in inductance in non-interdigitated grids is primarily due to current redistribution in multiple forward and return current paths. In interdigitated grids, the variation of inductance with frequency is fairly small, typically less than 10% because both proximity and multi-path current redistribution effects are minimal. In paired grids, the relative decrease in inductance with frequency is larger as compared to interdigitated grids. This behavior is due to significant proximity effects. The smaller the separation between the power and ground lines and the wider the lines, the more significant proximity effects become and the greater the relative decrease in inductance with frequency.

[1]  H. Fair,et al.  Clocking design and analysis for a 600 MHz Alpha microprocessor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[2]  R Matick,et al.  Transmission Lines for Digital and Communication Networks , 1969 .

[3]  Eby G. Friedman,et al.  Variation of inductance with frequency in high performance power distribution grids [ICs] , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[4]  Mattan Kamon,et al.  FASTHENRY: a multipole-accelerated 3-D inductance extraction program , 1994 .

[5]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[6]  Eby G. Friedman,et al.  Inductive characteristics of power distribution grids in high speed integrated circuits , 2002, Proceedings International Symposium on Quality Electronic Design.

[7]  Eby G. Friedman,et al.  Inductive properties of high-performance power distribution grids , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Gregory A. Northrop,et al.  Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors , 1999, IBM Journal of Research and Development.

[9]  Mattan Kamon,et al.  FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.

[10]  R. Schaller,et al.  Technological innovation in the semiconductor industry: A case study of the International Technology Roadmap for Semiconductors (ITRS) , 2001, PICMET '01. Portland International Conference on Management of Engineering and Technology. Proceedings Vol.1: Book of Summaries (IEEE Cat. No.01CH37199).

[11]  Eby G. Friedman,et al.  Inductance/area/resistance tradeoffs in high performance power distribution grids , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[12]  Eby G. Friedman,et al.  Scaling trends of on-chip power distribution noise , 2002, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Hannu Tenhunen,et al.  Effective power and ground distribution scheme for deep submicron high speed VLSI circuits , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[14]  Eby G. Friedman,et al.  Properties of on-chip inductive current loops , 2002, GLSVLSI '02.

[15]  D. A. Priore.  Inductance on silicon for sub-micron CMOS VLSI , 1993, Symposium 1993 on VLSI Circuits.

[16]  E. Friedman,et al.  Figures of merit to characterize the importance of on-chip inductance , 1998, DAC.