Data Conversion With Subgate-Delay Time Resolution Using Cyclic-Coupled Ring Oscillators

An integrated circuit that measures time intervals with high precision and accuracy has a wide range of applications including data conversion, ranging, and 3-D imaging. The resolution with which time intervals are quantized by a ring oscillator or delay line is limited by the minimum delay of an inverter in the technology. We propose the use of cyclic-coupled ring oscillators (CCROs) as a time-domain quantizer to achieve a combination of subgate-delay time resolution together with a short conversion time, thereby enabling data conversion with high resolution as well as high bandwidth. The resolution-power tradeoff in coupled oscillators is studied. Simulation indicates up to a factor-of-13 subgate-delay time resolution with 13 coupled oscillators. A real-time quantizing time-to-digital converter with coupled oscillators is designed for a time-domain analog-to-digital converter. Powered by a factor-of-8 subgate-delay time resolution of 1.6 ps obtained with nine coupled oscillators, and a sample time of 4 ns for 11-bit conversion, the converter delivers a 9.9-bit ENOB over a signal bandwidth of 125 MHz and an SFDR of 88 dB. Results demonstrate that CCROs is an attractive candidate as a high-precision high-linearity time-domain quantizer for data converters.

[1]  Chih-Kong Ken Yang,et al.  Design and Optimization of Multipath Ring Oscillators , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[3]  Un-Ku Moon,et al.  A Time-Based Pipelined ADC Using Both Voltage and Time Domain Information , 2014, IEEE Journal of Solid-State Circuits.

[4]  Mark Vesterbacka,et al.  Mitigation of Sampling Errors in VCO-Based ADCs , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Yun Chiu,et al.  A 2-GS/s 8-bit Non-Interleaved Time-Domain Flash ADC Based on Remainder Number System in 65-nm CMOS , 2018, IEEE Journal of Solid-State Circuits.

[6]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[8]  Wentai Liu,et al.  A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolution , 1994 .

[9]  Martin Wolf,et al.  A 30-frames/s, $252\times144$ SPAD Flash LiDAR With 1728 Dual-Clock 48.8-ps TDCs, and Pixel-Wise Integrated Histogramming , 2019, IEEE Journal of Solid-State Circuits.

[10]  Martin Wolf,et al.  A 1 × 400 Backside-Illuminated SPAD Sensor With 49.7 ps Resolution, 30 pJ/Sample TDCs Fabricated in 3D CMOS Technology for Near-Infrared Optical Tomography , 2015, IEEE Journal of Solid-State Circuits.

[11]  Youngmin Park,et al.  A Cyclic Vernier TDC for ADPLLs Synthesized From a Standard Cell Library , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Poki Chen,et al.  A CMOS pulse-shrinking delay element for time interval measurement , 2000 .

[13]  Woo-Young Choi,et al.  A Time-to-Digital Converter Based on a Multiphase Reference Clock and a Binary Counter With a Novel Sampling Error Corrector , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Mark Vesterbacka,et al.  Time-Mode Analog-to-Digital Conversion Using Standard Cells , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Mark Vesterbacka,et al.  Mixed-Signal Design Using Digital CAD , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[16]  A.A. Abidi,et al.  Multi-Phase Injection Widens Lock Range of Ring-Oscillator-Based Frequency Dividers , 2008, IEEE Journal of Solid-State Circuits.

[17]  Jaewook Kim,et al.  A Highly-Digital VCO-Based Analog-to-Digital Converter Using Phase Interpolator and Digital Calibration , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  M. Perrott,et al.  An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC , 2008, 2008 IEEE Symposium on VLSI Circuits.

[19]  Edgar Sánchez-Sinencio,et al.  Low Phase Noise Wide Tuning Range N-Push Cyclic-Coupled Ring Oscillators , 2012, IEEE Journal of Solid-State Circuits.

[20]  Hyuk Sun,et al.  An Oversampling Stochastic ADC Using VCO-Based Quantizers , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Stephan Henzler,et al.  90nm 4.7ps-Resolution 0.7-LSB Single-Shot Precision and 19pJ-per-Shot Local Passive Interpolation Time-to-Digital Converter with On-Chip Characterization , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[22]  Chun-Chi Chen,et al.  An Area-Efficient CMOS Time-to-Digital Converter Based on a Pulse-Shrinking Scheme , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  Kenichi Okada,et al.  A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique , 2015, IEEE Journal of Solid-State Circuits.

[24]  Wim Dehaene,et al.  Continuous-Time Digital Front-Ends for Multistandard Wireless Transmission , 2013 .

[25]  Mikko Valkama,et al.  13.5 A 0.35-to-2.6GHz multilevel outphasing transmitter with a digital interpolating phase modulator enabling up to 400MHz instantaneous bandwidth , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[26]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[27]  Zuow-Zun Chen,et al.  The Design and Analysis of Dual-Delay-Path Ring Oscillators , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Fa Foster Dai,et al.  A 12-bit vernier ring time-to-digital converter in 0.13μm CMOS technology , 2009, 2009 Symposium on VLSI Circuits.

[29]  Rui P. Martins,et al.  16.2 A 4× Interleaved 10GS/s 8b Time-Domain ADC with 16× Interpolation-Based Inter-Stage Gain Achieving >37.5dB SNDR at 18GHz Input , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[30]  Mark Vesterbacka,et al.  A Vernier Time-to-Digital Converter With Delay Latch Chain Architecture , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[31]  Davide De Caro,et al.  A novel high-speed sense-amplifier-based flip-flop , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[32]  Pietro Andreani,et al.  A 2.2-ps Two-Dimensional Gated-Vernier Time-to-Digital Converter With Digital Calibration , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[33]  David D. Wentzloff,et al.  An automatically placed-and-routed ADPLL for the medradio band using PWM to enhance DCO resolution , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[34]  Ryszard Szplet.  Time-to-Digital Converters , 2014 .

[35]  Mark Vesterbacka,et al.  Design of a VCO-based ADC in 28 nm CMOS , 2016, 2016 IEEE Nordic Circuits and Systems Conference (NORCAS).

[36]  Guido Magazzu,et al.  A High-Resolution TDC-Based Board for a Fully Digital Trigger and Data Acquisition System in the NA62 Experiment at CERN , 2015, IEEE Transactions on Nuclear Science.

[37]  Pietro Andreani,et al.  A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps , 2012, IEEE Journal of Solid-State Circuits.

[38]  Stephan Henzler,et al.  A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion , 2008, IEEE Journal of Solid-State Circuits.

[39]  Robert B. Staszewski,et al.  State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.