A VLSI architecture for arithmetic coding of multilevel images

We describe a VLSI architecture of an arithmetic coder for a multilevel alphabet (256 symbols) that includes the storing and updating of probabilities, the updating of the interval, and the correction of the codeword. The architecture is based on the utilization of redundant arithmetic, and the development of new schemes for storing and updating the cumulative probabilities and updating the range and left point of the current interval. The proposed implementation is compared with one that does not include these improvements, and is shown to result in a significantly lower complexity and shorter cycle.

[1]  Glen G. Langdon,et al.  An Introduction to Arithmetic Coding , 1984, IBM J. Res. Dev..

[2]  Ian H. Witten,et al.  Arithmetic coding for data compression , 1987, CACM.

[3]  Ronald Arps,et al.  A Multi-Purpose VLSI Chip for Adaptive Data Compression of Bilevel Images , 1988, IBM J. Res. Dev..

[4]  Glen G. Langdon,et al.  An Overview of the Basic Principles of the Q-Coder Adaptive Binary Arithmetic Coder , 1988, IBM J. Res. Dev..

[5]  Jorma Rissanen,et al.  A multiplication-free multialphabet arithmetic code , 1989, IEEE Trans. Commun..

[6]  Yasuhiko Yasuda,et al.  Highly efficient entropy coding of multilevel images using a modified arithmetic code , 1991, Other Conferences.

[7]  Ehud D. Karnin,et al.  High efficiency, multiplication free approximation of arithmetic coding , 1991, [1991] Proceedings. Data Compression Conference.

[8]  Keshab K. Parhi,et al.  High-speed arithmetic coder/decoder architectures , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[9]  Vojin G. Oklobdzija,et al.  An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[10]  J. Jiang.  Novel design of arithmetic coding for data compression , 1995 .

[11]  Keshab K. Parhi,et al.  Two VLSI design advances in arithmetic coding , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[12]  Javier D. Bruguera,et al.  Implementation of the FFT butterfly with redundant arithmetic , 1996 .