Improving placement algorithms by using visualization tools

EDA tools paved the way for the integration of billion of components in a single integrated circuit. However, many tools still rely on text interfaces. The use of visualizations tools can help not only to provide a visual output of an EDA tool but also to show how a tool is performing in terms of quality of results. A good graphic output can be useful to improve algorithms or develop new ones. Some placement visualization tools are shown and it is provided a perspective how these visualization tools contributed to the improvement and development of new algorithms developed by us.

[1]  Guilherme Flach,et al.  A tool to simulate optical lithography in nanoCMOs , 2014, 2014 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings.

[2]  Ricardo Reis,et al.  A set of Virtual Instruments to simulate radiation effects in CMOS circuits , 2014, 2014 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings.

[3]  Chris C. N. Chu,et al.  FastPlace 3.0: A Fast Multilevel Quadratic Placement Algorithm with Placement Congestion Control , 2007, 2007 Asia and South Pacific Design Automation Conference.

[4]  Mateus Fogaça,et al.  Drive Strength Aware Cell Movement Techniques for Timing Driven Placement , 2016, ISPD.

[5]  Majid Sarrafzadeh,et al.  Dragon2000: standard-cell placement tool for large industry circuits , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[6]  Paulo F. Butzen,et al.  An Incremental Timing-Driven flow using quadratic formulation for detailed placement , 2015, 2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[7]  Sachin S. Sapatnekar,et al.  A systematic approach for analyzing and optimizing cell-internal signal electromigration , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[8]  Natarajan Viswanathan,et al.  Placement: Hot or Not? , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  Joseph R. Shinnerl,et al.  mPL6: enhanced multilevel mixed-size placement , 2006, ISPD '06.

[10]  Guilherme Flach,et al.  On Placement Coloring , 2011 .

[11]  Chung-Kuan Cheng,et al.  ePlace: Electrostatics based placement using Nesterov's method , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Myung-Chul Kim,et al.  ICCAD-2014 CAD contest in incremental timing-driven placement and benchmark suite: Special session paper: CAD contest , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[13]  P.H. Madden,et al.  On structure and suboptimality in placement , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[14]  Alberto L. Sangiovanni-Vincentelli,et al.  TimberWolf3.2: A New Standard Cell Placement and Global Routing Package , 1986, 23rd ACM/IEEE Design Automation Conference.

[15]  Jarrod A. Roy,et al.  Capo: robust and scalable open-source min-cut floorplacer , 2005, ISPD '05.