A low-voltage CMOS multiplier and its application to a 900 MHz RF downconversion mixer

A low-voltage, low-power analog multiplier operating at 1.2 V is presented. The multiplier is composed of a pair of voltage-to-current converters and a pair of voltage followers. The current produced is then added in resistors to produce the voltage output. The circuit multiplies the incoming 900 MHz RF signal with an 800 MHz local oscillator signal to produce a 100 MHz IF output. The circuit was designed using standard 0.35 /spl mu/m CMOS technology. Simulation results indicate an input referred IP3 of 1 dBm and a spur free dynamic range of 44 dB.

[1]  Michiel Steyaert,et al.  A 2-V, Low Distortion, 1-GHz , 1998 .

[2]  Peter R. Kinget,et al.  A 1-GHz CMOS up-conversion mixer , 1997 .

[3]  Mohammed Ismail,et al.  A 1.8 V low-power CMOS high-speed four quadrant multiplier with rail-to-rail differential input , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[4]  Michiel Steyaert,et al.  A 1.5 GHz highly linear CMOS downconversion mixer , 1995, IEEE J. Solid State Circuits.

[5]  Chung-Yu Wu,et al.  A parallel structure for CMOS four-quadrant analog multipliers and its application to a 2-GHz RF downconversion mixer , 1998 .