Fabrication of Highly Scaled Silicon Nanowire Gate-All-Around Metal–Oxide–Semiconductor Field Effect Transistors by Using Self-Aligned Local-Channel V-gate by Optical Lithography Process

The silicon nanowire gate-all-around (GAA) metal–oxide–semiconductor field effect transistors (MOSFETs) have been fabricated by using inverted sidewall spacers to scale the gate length. The patterning strategy of inverted sidewall spacers is based on the self-aligned local-channel V-shaped gate electrode (V-gate) by optical lithography (SALVO) process. Through this technique, we have obtained an aggressively scaled gate length down to 10 nm regime. In addition, the silicon nanowire structure with diameter of about 10 nm has been successfully formed by reducing of the local channel. In the fabricated device, we have confirmed that it has excellent device characteristics in terms of the sub-threshold swing (SS), drain induced barrier lowering (DIBL), and low level of off-state leakage current in spite of the short-channel effect (SCE).

[1]  Ru Huang,et al.  High-Performance Si Nanowire Transistors on Fully Si Bulk Substrate From Top-Down Approach: Simulation and Fabrication , 2010, IEEE Transactions on Nanotechnology.

[2]  B. Yang,et al.  Vertical Silicon-Nanowire Formation and Gate-All-Around MOSFET , 2008, IEEE Electron Device Letters.

[3]  D.S.H. Chan,et al.  Performance breakthrough in 8 nm gate length Gate-All-Around nanowire transistors using metallic nanowire contacts , 2008, 2008 Symposium on VLSI Technology.

[4]  Novel Gate-All-Around Metal–Oxide–Semiconductor Field Effect Transistors with Self-Aligned Structure , 2007 .

[5]  Sung Min Kim,et al.  High performance twin silicon nanowire MOSFET(TSNWFET) on bulk si wafer , 2008, 2006 IEEE Nanotechnology Materials and Devices Conference.

[6]  Byung-Gook Park,et al.  Design optimization of gate-all-around (GAA) MOSFETs , 2006 .

[7]  S.C. Rustagi,et al.  High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices , 2006, IEEE Electron Device Letters.

[8]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[9]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs , 2004 .

[10]  Jeffrey Bokor,et al.  Extremely scaled silicon nano-CMOS devices , 2003, Proc. IEEE.

[11]  Sang Lam,et al.  High-isolation bonding pad design for silicon RFIC up to 20 GHz , 2003, IEEE Electron Device Letters.

[12]  Chenming Hu,et al.  RF characterization of metal T-gate structure in fully-depleted SOI CMOS technology , 2003, IEEE Electron Device Letters.

[13]  Chenming Hu,et al.  On the body-source built-in potential lowering of SOI MOSFETs , 2003, IEEE Electron Device Letters.

[14]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs: device design guidelines , 2002 .

[15]  Byung-Gook Park,et al.  Nanoscale Multi-Line Patterning Using Sidewall Structure , 2002 .

[16]  Byung-Gook Park,et al.  Fabrication of a 0.2-μm ultra-thin SOI inverted sidewall recessed channel CMOS with single-type polysilicon gate , 2002 .

[17]  P. Wyatt,et al.  Fabrication of self-aligned 90-nm fully depleted SOI CMOS SLOTFETs , 2001, IEEE Electron Device Letters.

[18]  H.-H. Vuong,et al.  Design of 25-nm SALVO PMOS devices , 2000, IEEE Electron Device Letters.

[19]  Jeffrey Bokor,et al.  Novel method for silicon quantum wire transistor fabrication , 1999 .

[20]  Makoto Takamiya,et al.  Fabrication of gate-all-around MOSFET by silicon anisotropic etching technique , 1998 .

[21]  J. Plummer,et al.  Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's , 1997, IEEE Electron Device Letters.

[22]  F. Assaderaghi,et al.  Recessed-channel structure for fabricating ultrathin SOI MOSFET with low series resistance , 1994, IEEE Electron Device Letters.