Enhancing microprocessor immunity to power supply noise with clock-data compensation

This paper demonstrates an alternative to the conventional wisdom that microprocessors require a flat impedance spectrum across a broad range of frequencies in order to deliver maximum operating frequency. Delivering this impedance requires large amounts of on-die capacitance. We show through extensive analysis techniques that proper co-design of the clock and power distribution networks can relax this requirement, saving the area and leakage power needed for on-die decoupling. Measurements made on 130- and 180-nm processors validate the approach.

[1]  Shekhar Borkar,et al.  Obeying Moore's law beyond 0.18 micron [microprocessor design] , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[2]  I. Novak.  Lossy power distribution networks with thin dielectric layers and/or thin conductive layers , 2000 .

[3]  S. Naffziger,et al.  A 90nm variable-frequency clock system for a power-managed Itanium/sup /spl reg//-family processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[4]  Larry D. Smith,et al.  Power distribution system design methodology and capacitor selection for modern CMOS technology , 1999 .

[5]  Gang Ji,et al.  Design and validation of a power supply noise reduction technique , 2005, IEEE Transactions on Advanced Packaging.

[6]  M. Swaminathan,et al.  Measurement problems in high-speed networks , 2001, IMTC 2001. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference. Rediscovering Measurement in the Age of Informatics (Cat. No.01CH 37188).

[7]  Chee-Yee Chung,et al.  Extended adaptive voltage positioning (EAVP) [power delivery network design] , 2000, IEEE 9th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.00TH8524).

[8]  T. Rahal-Arabi,et al.  Design and validation of the Pentium/sup /spl reg// III and Pentium/sup /spl reg// 4 processors power delivery , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[9]  Tawfik Rahal-Arabi.  Design & validation of the Pentium® III and Pentium® 4 processors power delivery , 2002, VLSIC 2002.