Verilog-A compact model for oxide-based resistive random access memory (RRAM)
暂无分享,去创建一个
Shimeng Yu | X. Guan | H. Wong | Yi Wu | Zizhen Jiang | Jesse Engel
[1] Bing Chen,et al. A SPICE Model of Resistive Random Access Memory for Large-Scale Memory Array Simulation , 2014, IEEE Electron Device Letters.
[2] T. Cabout,et al. Robust Compact Model for Bipolar Oxide-Based Resistive Switching Memories , 2014, IEEE Transactions on Electron Devices.
[3] Chang Yong Kang,et al. Development of a Semiempirical Compact Model for DC/AC Cell Operation of ${\rm HfO}_{\rm{x}}$-Based ReRAMs , 2013, IEEE Electron Device Letters.
[4] Shimeng Yu,et al. A neuromorphic visual system using RRAM synaptic devices with Sub-pJ energy and tolerance to variability: Experimental characterization and large-scale modeling , 2012, 2012 International Electron Devices Meeting.
[5] Shimeng Yu,et al. A SPICE Compact Model of Metal Oxide Resistive Switching Memory With Variations , 2012, IEEE Electron Device Letters.
[6] Shimeng Yu,et al. Metal–Oxide RRAM , 2012, Proceedings of the IEEE.
[7] Piero Olivo,et al. Flash memory cells-an overview , 1997, Proc. IEEE.
[8] Proceedings of the IEEE , 2018, IEEE Journal of Emerging and Selected Topics in Power Electronics.