Evaluation, implementation, and enhancement of the dispatch stack instruction issuing mechanism (computer, architecture, scheduling)