Crypto Keys Based Secure Access Control for JTAG and Logic BIST Architecture

A technique to provide programmable secure access to the scan based Logic Built in SelfTest (BIST) structures is proposed. Joint Test Access Group (JTAG) interface is the major test access method used in VLSI IC’s. At the same time, it can be misused as a means to access and hack the hardware circuitry of the IC. It is addressed in this method to prevent unauthorized users from hacking the JTAG interface and interfering in the Logic BIST test functions. A two stage, multiple crypto algorithms based separate authorization schemes are used. A configuration register can be programmed to select the level of security to a specific user group. Different crypto algorithms can be chosen, with user specifiable key lengths. A challenge response protocol is employed to authenticate the user and corresponding accessibility. All the features included are compliant with the IEEE JTAG standard 1149.1. This technique is applied on ISCAS-89 and ISCAS-99 benchmark designs with the help of Cadence Encounter true time 13.1 design automation tools and results are shown. A small amount of (less than 2 to 5%) increase in area reported for implementing the security features. KeywordLogic BIST, hardware security, boundary scan, scan chain, DFT, at-speed testing

[1]  P Sathish Kumar,et al.  JTAG Architecture with Multi Level Security , 2012 .

[2]  Cliff Wang,et al.  Introduction to Hardware Security and Trust , 2011 .

[3]  Wang,et al.  System-on-Chip Test Architectures: Nanometer Design for Testability , 2007 .

[5]  Ramesh Karri,et al.  Security challenges during VLSI test , 2011, 2011 IEEE 9th International New Circuits and systems conference.

[6]  Miodrag Potkonjak,et al.  Constraint-based watermarking techniques for design IP protection , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Spyros Tragoudas,et al.  Multi-level secure JTAG architecture , 2011, 2011 IEEE 17th International On-Line Testing Symposium.

[8]  Athanasios Theodore Markettos.  Active electromagnetic attacks on secure hardware , 2011 .

[9]  Ramesh Karri,et al.  Attacks and Defenses for JTAG , 2010, IEEE Design & Test of Computers.

[10]  Srinivas Devadas,et al.  Controlled physical random functions , 2002, 18th Annual Computer Security Applications Conference, 2002. Proceedings..

[11]  Kaijie Wu,et al.  Error Detection and Recovery for ECC: A New Approach Against Side-Channel Attacks , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Franc Novak,et al.  Security Extension for IEEE Std 1149.1 , 2006, J. Electron. Test..

[13]  Gang Qu,et al.  Hardware metering , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[14]  Selçuk Köse,et al.  Converter-Gating: A Power Efficient and Secure On-Chip Power Delivery System , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[15]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[16]  Ieee Standard Test Access Port and Boundary-scan Architecture Ieee-sa Standards Board , 2001 .

[17]  Erica Tena-Sánchez,et al.  A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[18]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[19]  Juho Kim,et al.  JTAG Security System Based on Credentials , 2010, J. Electron. Test..

[20]  Giorgio Di Natale,et al.  Secure JTAG Implementation Using Schnorr Protocol , 2013, J. Electron. Test..

[21]  Ramesh Karri,et al.  Security-aware SoC test access mechanisms , 2011, 29th VLSI Test Symposium.

[22]  Antonio García,et al.  IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Ramesh Bhakthavatchalu,et al.  Deterministic seed selection and pattern reduction in Logic BIST , 2014, 18th International Symposium on VLSI Design and Test.

[24]  Giorgio Di Natale,et al.  Test Versus Security: Past and Present , 2014, IEEE Transactions on Emerging Topics in Computing.

[25]  Ingrid Verbauwhede,et al.  Security Analysis of Industrial Test Compression Schemes , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Spyros Tragoudas,et al.  Enhanced Secure Architecture for Joint Action Test Group Systems , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.