Automatic verification of a manufacturing system

Abstract Due to increasing complexity and costs involved, powerful techniques are needed to analyse manufacturing systems. In order to improve these techniques, which are often based on simulation, our research focuses on application of formal methods to manufacturing systems. We translate a simulation model into a format suitable for model checking. The advantage of model checking, as opposed to simulation, is that we can prove liveness, eventually something good will happen, and safety, something bad will never happen, properties of manufacturing systems. We applied our approach to a model of a manufacturing system consisting of a turntable, a drill, and a testing device. The model was written in the χ language, which has been used extensively to simulate large manufacturing systems. We translated the model into promela , the input language of the popular model checker spin . After that, we used spin to verify that the model does not have deadlock and that it makes progress under all circumstances.

[1]  James Lyle Peterson,et al.  Petri net theory and the modeling of systems , 1981 .

[2]  J.E. Rooda,et al.  Clustertool optimization through scheduling rules , 1999, 1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat No.99CH36314).

[3]  Natarajan Shankar.  PVS: Combining Specification, Proof Checking, and Model Checking , 1996, FMCAD.

[4]  J. M. van de Mortel-Fronczak,et al.  Heterarchical Control Systems for Production Cells - A Case Study , 1997 .

[5]  Gerard J. Holzmann,et al.  The Model Checker SPIN , 1997, IEEE Trans. Software Eng..

[6]  Edward Y. Chang,et al.  STeP: The Stanford Temporal Prover , 1995, TAPSOFT.

[7]  Amir Pnueli,et al.  The temporal logic of programs , 1977, 18th Annual Symposium on Foundations of Computer Science (sfcs 1977).

[8]  D. A. van Beek,et al.  LANGUAGES AND APPLICATIONS IN HYBRID MODELLING AND SIMULATION: POSITIONING OF CHI , 2000 .

[9]  Michel A. Reniers,et al.  A process algebra based verification of a production system , 1998, Proceedings Second International Conference on Formal Engineering Methods (Cat.No.98EX241).

[10]  G Goce Naumoski,et al.  A discrete-event simulator for systems engineering , 1998 .

[11]  Charles R. Standridge,et al.  Modeling and Analysis of Manufacturing Systems , 1993 .

[12]  Allan Carrie,et al.  Simulation of manufacturing systems , 1988 .

[13]  Leslie Lamport,et al.  Proving the Correctness of Multiprocess Programs , 1977, IEEE Transactions on Software Engineering.

[14]  J.E. Rooda,et al.  Batch size optimization of a furnace and pre-clean area by using dynamic simulations , 1998, IEEE/SEMI 1998 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (Cat. No.98CH36168).

[15]  Jan Friso Groote,et al.  Focus points and convergent process operators: a proof strategy for protocol verification , 2001, J. Log. Algebraic Methods Program..

[16]  Natarajan Shankar,et al.  PVS: An Experience Report , 1998, FM-Trends.

[17]  Edward Y. Chang,et al.  STeP: Deductive-Algorithmic Verification of Reactive and Real-Time Systems , 1996, CAV.

[18]  J.J.H. Fey,et al.  Design of a fruit juice blending and packaging plant , 2000 .

[19]  Jan A. Bergstra,et al.  Process Algebra for Synchronous Communication , 1984, Inf. Control..

[20]  Behrokh Khoshnevis.  Discrete Systems Simulation , 1994 .

[21]  C. A. R. Hoare,et al.  Communicating Sequential Processes (Reprint) , 1983, Commun. ACM.

[22]  Gerard J. Holzmann,et al.  Design and validation of computer protocols , 1991 .

[23]  J. A. Govaarts.  Efficiency in a lean assembly line : a case study at NedCar Born , 1997 .

[24]  J. M. van de Mortel-Fronczak,et al.  A case study in simulation based system specification and design , 2000, ESM.

[25]  John M. Rushby,et al.  Integrated Formal Verification: Using Model Checking with Automated Abstraction, Invariant Generation, and Theorem Proving , 1999, SPIN.

[26]  Dragan Bosnacki,et al.  Discrete-Time Promela and Spin , 1998, FTRTFT.