论文信息 - Heterogeneous Multi-core Design for Information Retrieval Efficiency on the Vector Space Model

Heterogeneous Multi-core Design for Information Retrieval Efficiency on the Vector Space Model

This paper proposes a hardware approach to improving information retrieval efficiency on the vector space model. We design a heterogeneous multicore system, within which auxiliary retrieval-oriented intellectual properties (IP) cores perform term counting as basic operations. Moreover, a memory system is also designed to supply data efficiently. Since term counting is a highly frequent operation in information retrieval, we hope the overall efficiency will improve significantly as a result of hardware implementation of term counting. The experiment shows that our system has a speedup of 3 to 7 for different input data. We have also analyzed the influence of data patterns on performance.

Nan Zhang | Tianzhou Chen | Jian Chen | Zhenwei Zheng

[1] James D. Meindl,et al. Architecture of the Atlas Chip-Multiprocessor: Dynamically Parallelizing Irregular Applications , 2001, IEEE Trans. Computers.

[2] Alistair Moffat,et al. Load balancing for term-distributed parallel retrieval , 2006, SIGIR.

[3] Norman P. Jouppi,et al. A Multi-Core Approach to Addressing the Energy-Complexity Problem in Microprocessors , 2003 .

[4] Michael Gschwind. Chip multiprocessing and the cell broadband engine , 2006, CF '06.

[5] Kunle Olukotun,et al. A Single-Chip Multiprocessor , 1997, Computer.

[6] Kathryn S. McKinley,et al. Evaluating the performance of distributed architectures for information retrieval using a variety of workloads , 2000, TOIS.

[7] Gerard Salton,et al. Automatic Text Processing: The Transformation, Analysis, and Retrieval of Information by Computer , 1989 .

[8] Wagner Meira,et al. Set-based model: a new approach for information retrieval , 2002, SIGIR '02.

[9] Hugh E. Williams,et al. Compression of inverted indexes For fast query evaluation , 2002, SIGIR '02.

[10] Norman P. Jouppi,et al. Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures , 2003, IEEE Computer Architecture Letters.

[11] Michael E. Lesk,et al. Computer Evaluation of Indexing and Text Processing , 1968, JACM.

[12] Christof Paar,et al. An FPGA implementation and performance evaluation of the Serpent block cipher , 2000, FPGA '00.