A non-zero delay model for glitch analysis in logic circuits
暂无分享,去创建一个
[1] Massoud Pedram,et al. Power minimization in IC design: principles and applications , 1996, TODE.
[2] Kurt Keutzer,et al. Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[3] Mary Jane Irwin,et al. Accurate Estimation of Combinational Circuit Activity , 1995, 32nd Design Automation Conference.
[4] Taewhan Kim,et al. G-vector: a new model for glitch analysis , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).
[5] Farid N. Najm,et al. Transition density, a stochastic measure of activity in digital circuits , 1991, 28th ACM/IEEE Design Automation Conference.
[6] Robert K. Brayton,et al. Decomposition of logic functions for minimum transition activity , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.
[7] Anantha P. Chandrakasan,et al. Low Power Digital CMOS Design , 1995 .