Hardware Acceleration of HDR-Image Tone Mapping on an FPGA-CPU Platform Through High-Level Synthesis

In this paper, the hardware acceleration of a tone-mapping algorithm for High-Dynamic-Range image processing is presented. Starting from the C++ source code, High-Level Synthesis has been performed using Xilinx SDSoC for a Xilinx Zynq SoC device. After an initial code optimization to improve the memory access bottleneck, SDSoC pragmas have been introduced to boost system performance through an increased parallelism. Preliminary results have shown significant reductions in the execution time and the energy consumption compared to the conventional software implementation.

[1]  Daniel Ménard,et al.  Floating-to-Fixed-Point Conversion for Digital Signal Processors , 2006, EURASIP J. Adv. Signal Process..

[2]  Ki-Seok Chung,et al.  Implementation of an LDPC decoder on a heterogeneous FPGA-CPU platform using SDSoC , 2016, 2016 IEEE Region 10 Conference (TENCON).

[3]  Nathan Moroney,et al.  Local Color Correction Using Non-Linear Masking , 2000, CIC.

[4]  Mohammed Ghanbari,et al.  Scope of validity of PSNR in image/video quality assessment , 2008 .

[5]  Maxime Pelcat,et al.  Analysis of a heterogeneous multi-core, multi-hw-accelerator-based system designed using PREESM and SDSoC , 2017, 2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

[6]  Eero P. Simoncelli,et al.  Image quality assessment: from error visibility to structural similarity , 2004, IEEE Transactions on Image Processing.

[7]  Christian Enz,et al.  Design of Approximate Circuits by Fabrication of False Timing Paths: The Carry Cut-Back Adder , 2018, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[8]  Jari Nurmi,et al.  HW/SW Co-design of an IEEE 802.11a/g Receiver on Xilinx Zynq SoC using High-Level Synthesis , 2017, HEART.

[9]  Christian Enz,et al.  Approximate 32-bit floating-point unit design with 53% power-area product reduction , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.