Sampling and Controlling Faster than the Computational Delay

Abstract For a sampled-data control system, the sampling period is chosen smaller than the computational delay, an approach we call intra-delay sampling. Utilising parallel computing architectures, it is shown that intra-delay sampling schemes are feasible and that they yield better performance than their slower sampling counterparts.