Optimal space compaction of test responses

Many built-in self-testing (BIST) schemes compress the test responses from a k-output circuit to q signature streams, where q/spl Lt/k, a process termed space compaction. The effectiveness of a compaction method can be measured by its compaction ratio c=k/q. However, a high compaction ratio can introduce aliasing, which occurs when a faulty test response maps to the fault-free signature. We investigate the problem of designing zero-aliasing space compaction circuits with maximum compaction ratio c/sub max/. We introduce a graph representation of test responses to study the space compaction process and relate space compactor design to a graph coloring problem. For a given circuit tender test, a given fault model, and a given test set, we determine q/sub min/, which yields c/sub max/=k/q/sub min/. This provides a fundamental bound on the cost of signature based BIST. We develop a systematic design procedure for the synthesis of space compaction circuits and apply it to a number of ISCAS-85 benchmark circuits.

[1]  Yervant Zorian,et al.  Selecting programmable space compactors for BIST using genetic algorithms , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[2]  Vishwani D. Agrawal,et al.  A Tutorial on Built-In Self-Test, Part 2: Applications , 1993, IEEE Des. Test Comput..

[3]  Frank Harary,et al.  Graph Theory , 2016 .

[4]  Irith Pomeranz,et al.  COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[6]  Dong Sam Ha,et al.  AN EFFICIENT, FORWARD FAULT SIMULATION ALGORITHM BASED ON THE PARALLEL PATTERN SINGLE FAULT PROPAGAT , 1991, 1991, Proceedings. International Test Conference.

[7]  Sudhakar M. Reddy,et al.  A Data Compression Technique for Built-In Self-Test , 1988, IEEE Trans. Computers.

[8]  D AgrawalVishwani,et al.  A Tutorial on Built-In Self-Test, Part 2 , 1993 .

[9]  John P. Hayes,et al.  Efficient test response compression for multiple-output circuits , 1994, Proceedings., International Test Conference.

[10]  Wen-Ben Jone,et al.  An improved output compaction technique for built-in self-test in VLSI circuits , 1995, Proceedings of the 8th International Conference on VLSI Design.

[11]  Yervant Zorian,et al.  Programmable space compaction for BIST , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[12]  John P. Hayes,et al.  High-level test generation using physically-induced faults , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[13]  J. P. Robinson,et al.  Space Compression Methods With Output Data Modification , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .