Enabling Secure in-Memory Neural Network Computing by Sparse Fast Gradient Encryption
暂无分享,去创建一个
Yu Wang | Xiaoming Chen | Huazhong Yang | Yi Cai | Lu Tian | Yu Wang | Xiaoming Chen | Huazhong Yang | Yi Cai | Lu Tian
[1] Yu Wang,et al. Long Live TIME: Improving Lifetime for Training-In-Memory Engines by Structured Gradient Sparsification , 2018, Design Automation Conference.
[2] N. Cady,et al. Nanoscale Hafnium Oxide RRAM Devices Exhibit Pulse Dependent Behavior and Multi-level Resistance Capability , 2016 .
[3] Tao Zhang,et al. PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory , 2016, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA).
[4] Andrew Zisserman,et al. Very Deep Convolutional Networks for Large-Scale Image Recognition , 2014, ICLR.
[5] Jian Sun,et al. Deep Residual Learning for Image Recognition , 2015, 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).
[6] Albert Chin,et al. Novel Ultra-low power RRAM with good endurance and retention , 2010, 2010 Symposium on VLSI Technology.
[7] M. Mitchell Waldrop,et al. The chips are down for Moore’s law , 2016, Nature.
[8] Pritish Narayanan,et al. Equivalent-accuracy accelerated neural-network training using analogue memory , 2018, Nature.
[9] Yan Solihin,et al. i-NVMM: A secure non-volatile main memory system with incremental encryption , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).
[10] Yu Wang,et al. Technological exploration of RRAM crossbar array for matrix-vector multiplication , 2015, ASP-DAC.
[11] Mauro Barni,et al. Oblivious Neural Network Computing via Homomorphic Encryption , 2007, EURASIP J. Inf. Secur..
[12] William J. Dally,et al. Deep Gradient Compression: Reducing the Communication Bandwidth for Distributed Training , 2017, ICLR.
[13] Hsien-Hsin S. Lee,et al. Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping , 2010, ISCA.
[14] Guigang Zhang,et al. Deep Learning , 2016, Int. J. Semantic Comput..
[15] Jonathon Shlens,et al. Explaining and Harnessing Adversarial Examples , 2014, ICLR.
[16] Cong Xu,et al. NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Yu Wang,et al. Binary convolutional neural network on RRAM , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).
[18] Hyunjin Lee,et al. Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[19] Zhiru Zhang,et al. Reverse Engineering Convolutional Neural Networks Through Side-channel Information Leaks , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).
[20] Ying Wang,et al. P3M: a PIM-based neural network model protection scheme for deep learning accelerator , 2019, ASP-DAC.
[21] Yu Wang,et al. TIME: A training-in-memory architecture for memristor-based deep neural networks , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).