论文信息 - A Sub-ps Integrated-Jitter 10 GHz ADPLL with Fractional Capacitor

A Sub-ps Integrated-Jitter 10 GHz ADPLL with Fractional Capacitor

A 10 GHz bang-bang all-digital phase-locked loop (BB-ADPLL) is proposed for high-speed wireline communication. A novel high resolution fractional capacitor is proposed in LC-DCO, which overcomes the process limitation of MOM capacitors and raises Q factor. The resolution of DCO is improved more than ten times and the Q factor of the LC-tank increases two times. The ADPLL is fabricated in 65 nm CMOS process. The phase noise of the proposed 10 GHz ADPLL is −95.7 dBc/Hz @ 1 MHz offset and the RMS jitter is 0.88 ps (1 kHz to 100 MHz). The ADPLL consumes 10.5 mW from a 1.2 V supply voltage and occupies an active area of 0.06 mm2.

Weixin Gai | Liangxiao Tang | Linqi Shi | Xiao Xiang | Jichao Huang

[1] R.B. Staszewski,et al. A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[2] D. Leeson. A simple model of feedback oscillator noise spectrum , 1966 .

[3] Keisuke Ueda,et al. A Δ∑-modulator-less digitally-controlled oscillator using fractional capacitors for GSM/EDGE transmitter , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[4] Nicola Da Dalt. A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[5] Shen-Iuan Liu,et al. A Bang Bang Phase-Locked Loop Using Automatic Loop Gain Control and Loop Latency Reduction Techniques , 2016, IEEE Journal of Solid-State Circuits.

[6] David Blaauw,et al. 8.4 A 2.5ps 0.8-to-3.2GHz bang-bang phase- and frequency-detector-based all-digital PLL with noise self-adjustment , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[7] A. Lacaita,et al. A Wideband Fractional-N PLL With Suppressed Charge-Pump Noise and Automatic Loop Filter Calibration , 2012, IEEE Journal of Solid-State Circuits.