Modeling and Analysis of Parasitic Resistance in Double-Gate FinFETs

A comprehensive model is presented to analyze the three-dimensional (3-D) source-drain (S/D) resistance of undoped double-gated FinFETs of wide and narrow S/D width. The model incorporates the contribution of spreading, sheet, and contact resistances. The spreading resistance is modeled using a standard two-dimensional (2-D) model generalized to 3-D. The contact resistance is modeled by generalizing the one-dimensional (1-D) transmission line model to 2-D and 3-D with appropriate boundary conditions. The model is compared with the S/D resistance determined from 3-D device simulations and experimental data. We show excellent agreement between our model, the simulations, and experimental data.

[1]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[2]  S. Ray,et al.  Schottky Barrier Characteristics of Cobalt–Nickel Silicide/n-Si Junctions for Scaled-Si CMOS Applications , 2008, IEEE Transactions on Electron Devices.

[3]  G. Baccarani,et al.  Spreading resistance in submicron MOSFET's , 1983, IEEE Electron Device Letters.

[4]  H. Berger,et al.  Contact resistance on diffused resistors , 1969 .

[5]  D. Vasileska,et al.  Approaching Optimal Characteristics of 10-nm High-Performance Devices: A Quantum Transport Simulation Study of Si FinFET , 2008, IEEE Transactions on Electron Devices.

[6]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[7]  Junji Koga,et al.  Experimental study on carrier transport mechanisms in double- and single-gate ultrathin-body MOSFETs - Coulomb scattering, volume inversion, and /spl delta/T/sub SOI/-induced scattering , 2003, IEEE International Electron Devices Meeting 2003.

[8]  Jongdae Kim,et al.  Selective oxidation fin channel MOSFET for source/drain series resistance reduction , 2006, 2006 IEEE Nanotechnology Materials and Devices Conference.

[9]  Ying Zhang,et al.  Extension and source/drain design for high-performance FinFET devices , 2003 .

[10]  Yee-Chia Yeo,et al.  P-Channel Tri-Gate FinFETs Featuring $\hbox{Ni}_{1 - y}\hbox{Pt}_{y} \hbox{SiGe}$ Source/Drain Contacts for Enhanced Drive Current Performance , 2008, IEEE Electron Device Letters.

[11]  P. Zeitzoff,et al.  Modeling and analysis of parasitic resistance in double gate FinFETs , 2008, 2008 IEEE International SOI Conference.

[12]  Hall mobility measurement in double-gate SOI MOSFETs , 2000, 2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125).

[13]  K. Varahramyan,et al.  A model for specific contact resistance applicable for titanium silicide-silicon contacts , 1996 .

[14]  K. Endo,et al.  Fluctuation Analysis of Parasitic Resistance in FinFETs With Scaled Fin Thickness , 2009, IEEE Electron Device Letters.

[15]  Impact of extension and source/drain resistance on FinFET performance , 2008, 2008 IEEE International SOI Conference.

[16]  Y. Tsunashima,et al.  High-Performance FinFET with Dopant-Segregated Schottky Source/Drain , 2006, 2006 International Electron Devices Meeting.

[17]  Y. Taur,et al.  A continuous, analytic drain-current model for DG MOSFETs , 2004 .

[18]  E. Broadbent,et al.  Application of self-aligned CoSi/sub 2/ interconnection in submicrometer CMOS transistors , 1989 .

[19]  Guo-Qiang Lo,et al.  Novel and cost-efficient single metallic silicide integration solution with dual Schottky-barrier achieved by aluminum inter-diffusion for FinFET CMOS technology with enhanced performance , 2008, 2008 Symposium on VLSI Technology.

[20]  The junction challenges in the FinFETs device , 2006, 2006 International Workshop on Junction Technology.

[21]  Mansun Chan,et al.  Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs , 2007, IEEE Transactions on Electron Devices.