A Multifrequency Scan-Based BIST Method
暂无分享,去创建一个
[1] B. Nadeau-Dostie,et al. A scan-based BIST technique using pair-wise compare of identical components , 1991, [1991] Proceedings. Fourth CSI/IEEE International Symposium on VLSI Design.
[2] Howard C. Card,et al. Cellular automata-based pseudorandom number generators for built-in self-test , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Srinivas Patil,et al. Skewed-Load Transition Test: Part II, Coverage , 1992, Proceedings International Test Conference 1992.
[4] Benoit Nadeau-Dostie,et al. A new procedure for weighted random built-in self-test , 1990, Proceedings. International Test Conference 1990.
[5] Janusz Rajski,et al. Empirical failure analysis and validation of fault models in CMOS VLSI , 1990, Proceedings. International Test Conference 1990.
[6] John A. Waicukauski,et al. Fault detection effectiveness of weighted random patterns , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[7] J. Tyszer,et al. Fault detection and diagnosis based on signature analysis , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.
[8] Brion L. Keller,et al. Delay Test: The Next Frontier for LSSD Test Systems , 1992, Proceedings International Test Conference 1992.
[9] Johnny J. LeBlanc,et al. LOCST: A Built-In Self-Test Technique , 1984, IEEE Design & Test of Computers.
[10] Franc Brglez,et al. Accelerated Transition Fault Simulation , 1987, 24th ACM/IEEE Design Automation Conference.
[11] Jacob Savir,et al. Built In Test for VLSI: Pseudorandom Techniques , 1987 .