Estimation of parametric sensitivity for defects size distribution in VLSI defect/fault analysis
暂无分享,去创建一个
[1] Israel A. Wagner,et al. An interactive VLSI CAD tool for yield estimation , 1995 .
[2] Charles H. Stapper,et al. Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..
[3] John Paul Shen,et al. Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.
[4] Charles H. Stapper,et al. Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..
[5] Raimund Ubar,et al. Probabilistic analysis of CMOS physical defects in VLSI circuits for test coverage improvement , 2001, Microelectron. Reliab..
[6] Way Kuo,et al. An overview of manufacturing yield and reliability modeling for semiconductor products , 1999, Proc. IEEE.
[7] Mykola Blyzniuk,et al. Development of the special software tools for the defect/fault analysis in the complex gates from standard cell library , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[8] C. Hess,et al. Novel methodology to include all measured extension values per defect to improve defect size distributions , 1998, IEEE/SEMI 1998 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (Cat. No.98CH36168).
[9] C. Hess,et al. Comparison of defect size distributions based on electrical and optical measurement procedures , 1997, 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop ASMC 97 Proceedings.
[10] C. Hess,et al. Issues on the size and outline of killer defects and their influence on yield modeling , 1996, IEEE/SEMI 1996 Advanced Semiconductor Manufacturing Conference and Workshop. Theme-Innovative Approaches to Growth in the Semiconductor Industry. ASMC 96 Proceedings.