Differential charge pump circuit for high speed PLL application

A high performance fully differential charge pump with reference voltage circuit was proposed to overcome the inevitable disadvantages in the traditional charge pump circuit, including leakage current, charged/discharge current mismatch and the output ripple. The phase errors and the spurious jump were reduced greatly, and the stability of the output was improved. The characteristics of wide swing range of output and low mismatch rate of currents of the charge pump met the high performance of high speed phase locked loop application requirement.

[1]  Woo-Young Choi,et al.  A 1.8/spl sim/3.2-GHz fully differential GaAs MESFET PLL , 2001 .

[2]  Mourad N. El-Gamal,et al.  A new CMOS charge pump for low-voltage (1V) high-speed PLL applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  A. Diaz-Sanchez,et al.  A novel CMOS charge-pump circuit with positive feedback for PLL applications , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[4]  Janusz A. Starzyk,et al.  A DC-DC charge pump design based on voltage doublers , 2001 .

[5]  H.R. Rategh,et al.  A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver , 2000, IEEE Journal of Solid-State Circuits.

[6]  Christoph Sandner,et al.  A subpicosecond jitter PLL for clock generation in 0.12-/spl mu/m digital CMOS , 2003 .

[7]  W. Choi,et al.  A 1.8∼3.2-GHz fully differential GaAs MESFET PLL , 2001, IEEE J. Solid State Circuits.

[8]  W. Rhee,et al.  Design of high-performance CMOS charge pumps in phase-locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  Pavan Kumar Hanumolu,et al.  Analysis of charge-pump phase-locked loops , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Shin-Il Lim,et al.  Charge pump with perfect current matching characteristics in phase-locked loops , 2000 .

[11]  D. Weinlader,et al.  A 15mW 3.125GHz PLL for serial backplane transceivers in 0.13 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[12]  Eric A. M. Klumperink,et al.  A 2.5-to-10 GHz Clock Multiplier Unit with 0.22 ps RMS jitter , 2004 .

[13]  José Silva-Martínez,et al.  Design and Analysis of an Ultrahigh-Speed Glitch-Free Fully Differential Charge Pump With Minimum Output Current Variation and Accurate Matching , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Michael Peter Kennedy,et al.  Behavioral modeling of charge pump phase locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[15]  B. Nauta,et al.  A 2.5-10-GHz clock multiplier unit with 0.22-ps RMS jitter in standard 0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[16]  John P. Uyemura,et al.  The design of a differential CMOS charge pump for high performance phase-locked loops , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).