A low-power fast transient output capacitor-free adaptively biased LDO based on slew rate enhancement for SoC applications

In this paper, a highly efficient and fast transient output capacitor-free low-dropout regulator (LDO) presented. The proposed LDO architecture is based on differential transconductance amplifiers pairing with push-pull stage to enable effective output driving capability. The slew rate at the gate of the output transistor ( SR G ) is further enhanced by common mode-feedback (CMFB) resistors and a coupling capacitor to bypass band-limited components. By adopting adaptive biasing (ADB) technique, the loop bandwidth is extended proportionally to the output load while maintaining high current efficiency at minimum load. The proposed LDO is designed using cost-effective 0.35?m CMOS technology. Post-layout simulation results show that the LDO occupies an active area of 0.069mm2, consuming only a quiescent current of 4.45?A at a minimum load of 100?A. The LDO is able to regulate the output at constant 1.2V with a dropout voltage of 0.2V. When the load is ramped from 100?A to 100mA in 100ns, the output transient can be fully recovered within 2?s. Display Omitted Mathematical formulations are derived to aid in the circuit design.The transient response of the LDO is enhanced by a pair of CMFB resistors.The LDO is able to settle within 2 ?s while consuming 4.45 ?A of quiescent current.

[1]  P. K. Chan,et al.  A quiescent power-aware low-voltage output capacitorless low dropout regulator for SoC applications , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[2]  Chenchang Zhan,et al.  Output-Capacitor-Free Adaptively Biased Low-Dropout Regulator for System-on-Chips , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[4]  Marcelino B. Santos,et al.  Ultra low power capless LDO with dynamic biasing of derivative feedback , 2013, Microelectron. J..

[5]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[6]  Brian Hu,et al.  A Highly Integrated Power Management IC for Advanced Mobile Applications , 2006, IEEE Custom Integrated Circuits Conference 2006.

[7]  Ka Nang Leung,et al.  A Low-Dropout Regulator for SoC With $Q$-Reduction , 2007, IEEE Journal of Solid-State Circuits.

[8]  K. Leung,et al.  A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.

[9]  Hong-Zhou Tan,et al.  An output-capacitor-free low-dropout regulator with subthreshold slew-rate enhancement technique , 2014, Microelectron. J..

[10]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[11]  Amit Patra,et al.  A Capacitor-less Low Drop-out (LDO) Regulator with Improved Transient Response for System-on-Chip Applications , 2013, 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems.

[12]  Chenchang Zhan,et al.  An Output-Capacitor-Free Adaptively Biased Low-Dropout Regulator With Subthreshold Undershoot-Reduction for SoC , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Pak Kwong Chan,et al.  A Sub-1 V Transient-Enhanced Output-Capacitorless LDO Regulator With Push–Pull Composite Power Transistor , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Pui Ying Or,et al.  An Output-Capacitorless Low-Dropout Regulator With Direct Voltage-Spike Detection , 2010, IEEE Journal of Solid-State Circuits.

[15]  Ka Nang Leung,et al.  Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Chenchang Zhan,et al.  Analysis and Design of Output-Capacitor-Free Low-Dropout Regulators With Low Quiescent Current and High Power Supply Rejection , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Tsz Yin Man,et al.  A High Slew-Rate Push–Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[18]  T. Karnik,et al.  Area-efficient linear regulator with ultra-fast load regulation , 2005, IEEE Journal of Solid-State Circuits.

[19]  Philip K. T. Mok,et al.  Area-efficient capacitor-less LDR with enhanced transient response for SoC in 65-nm CMOS , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[20]  Qiang Li,et al.  An Ultrafast Adaptively Biased Capacitorless LDO With Dynamic Charging Control , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Alireza Saberkari,et al.  Output-capacitorless CMOS LDO regulator based on high slew-rate current-mode transconductance amplifier , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[22]  Gabriel A. Rincón-Mora,et al.  Analysis and design of monolithic, high PSR, linear regulators for SoC applications , 2004, IEEE International SOC Conference, 2004. Proceedings..

[23]  Antonio Torralba,et al.  Internally compensated LDO regulator based on the cascoded FVF , 2014, Microelectron. J..

[24]  Pak Kwong Chan,et al.  A 0.9-/spl mu/A Quiescent Current Output-Capacitorless LDO Regulator With Adaptive Power Transistors in 65-nm CMOS , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Xiao Liang Tan,et al.  A FVF LDO Regulator With Dual-Summed Miller Frequency Compensation for Wide Load Capacitance Range Applications , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[26]  Jianping Guo,et al.  A 6-$\mu$ W Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[27]  Quan Pan,et al.  A Fully-Integrated Low-Dropout Regulator With Full-Spectrum Power Supply Rejection , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.