New Challenges of Design for Reliability in Advanced Technology Node (Invited)

With the dimension of transistor scaling down to 5nm, design for reliability attracts more and more attentions in digital and analog circuit. Self-heating effects must be taken into account due to the introduction of FinFET structure, which will be more serious with thinner and higher Fin shape optimization and future GAA nanowire. Self-heating related qualification is also critical, since it may impact the HCI, EM and TDDB. Moreover, BTI and HCI degradation show new feature as stochastic nano-reliability in small area transistors, since single trap induced degradation becomes more obvious. Aging induced variation has also been shaving away the design margins, especially in SRAM, this effect will be discussed in detail in this paper from transistor to product.

[1]  B. Kaczer,et al.  Recent advances in understanding the bias temperature instability , 2010, 2010 International Electron Devices Meeting.

[2]  Seungjin Choo,et al.  Hot carrier reliability characterization in consideration of self-heating in FinFET technology , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[3]  Hanming Wu,et al.  New observations on AC NBTI induced dynamic variability in scaled high-κ/Metal-gate MOSFETs: Characterization, origin of frequency dependence, and impacts on circuits , 2012, 2012 International Electron Devices Meeting.

[4]  Hyunjin Kim,et al.  Experimental study on BTI variation impacts in SRAM based on high-k/metal gate FinFET: From transistor level Vth mismatch, cell level SNM to product level Vmin , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[5]  S. Krishnan,et al.  SRAM Cell Static Noise Margin and VMIN Sensitivity to Transistor Degradation , 2006, 2006 International Electron Devices Meeting.

[6]  Runsheng Wang,et al.  Towards the systematic study of aging induced dynamic variability in nano-MOSFETs: Adding the missing cycle-to-cycle variation effects into device-to-device variation , 2011, 2011 International Electron Devices Meeting.

[7]  Sangwoo Pae,et al.  New observations on hot carrier induced dynamic variation in nano-scaled SiON/poly, HK/MG and FinFET devices based on on-the-fly HCI technique: The role of single trap induced degradation , 2014, 2014 IEEE International Electron Devices Meeting.

[8]  Hyunjin Kim,et al.  Systematical study of 14nm FinFET reliability: From device level stress to product HTOL , 2015, 2015 IEEE International Reliability Physics Symposium.