In this paper we present a model-based methodology and a tool-chain supporting pseudo-automated code generation for different Timer Units, which represent a new approach in this field. Programmable Timer Units are timing co-processors used to elaborate complex high-resolution timing functions subject to hard real-time constraints. Verification at the different design stages, as required per safety standards’ certification, is becoming a major concern for Timer Units code development life-cycle. Enabling correct-by-construction code generation, our methodology supports code development, integration and testing across all design phases. We show how high-level functional models derived from functional requirements can be mapped onto the target architecture and how architecture-specific code can be generated. Our methodology is then applied to an automotive reference example.
[1]
Luca Benini,et al.
A simulation-based power-aware architecture exploration of a multiprocessor system-on-chip design
,
2004,
Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[2]
Marco Marazza,et al.
Towards a Programming and Analysis Framework for Timer Units
,
2013
.
[3]
Mauro Olivieri,et al.
Static Minimization of Total Energy Consumption in Memory Subsystem for Scratchpad-Based Systems-on-Chips
,
2009,
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4]
Marco Marazza,et al.
Model based generation of high coverage test suites for embedded systems
,
2014,
2014 19th IEEE European Test Symposium (ETS).